![Altera Arria 10 FPGA User Manual Download Page 100](http://html1.mh-extra.com/html/altera/arria-10-fpga/arria-10-fpga_user-manual_2910834100.webp)
DDR4
DDR4 x 72 SDRAM
Figure 5-6: DDR4 Block Diagram
VDD/2.5 V
EMIF
H
I
L
O
Connector
DDR4 x 72
DDR4 SDRAM
U1
DDR4 SDRAM
U2
DDR4 SDRAM
U3
DDR4 SDRAM
U4
DDR4 SDRAM
U5
Byte 8
Byte 6-7
Byte 4-5
Byte 2-3
Byte 0-1
DQ/DQS/DM
Addr/Ctrl/clk
RLDRAM 3
The RLDRAM 3 x 36 (reduced latency DRAM) controller is designed for use in applications requring
high memory throughput, high clock rates and full programmablity.
5-54
DDR4
UG-01170
2015.06.26
Altera Corporation
Board Components