Installation and Setup
2-15
80pin PCI connector (P3)
The P3, high speed micro-strip connector has all the PCI signals along with 2 separate PCI clocks and the 2 request and
grants predefined. The CPU board and the Interface boards will be keyed for either 3.3V or 5V signaling. The keying
mechanism is based on standoffs. At this point all CPU boards will be 5V PCI signaling. The V/IO pins on the connector are
used to define the signaling level to the other PCI boards. This connector is used to attach the XVME-976-209 dual PMC
carrier. The XVME-976-209 can support one additional carrier module stacked to create a three slot set of boards that can
support five PMC cards.
Table 2-18 PCI bus interconnect for optional carrier module
P3 Pin Number
Name
P3 Pin Number
Name
1
TCLK (P.D.)
41
AD(23)
2
TRST* (P.D.)
42
AD(22)
3
TMS (P.U.)
43
AD(21)
4
TDO (NC)
44
AD(20)
5
TDI (P.U.)
45
AD(19)
6
+12v
46
AD(18)
7
+12V
47
AD(17)
8
NC
48
AD(16)
9
NC
49
BE2*
10
-12V
50
FRAME*
11
-12V
51
IRDY*
12
NC
52
TRDY*
13
NC
53
DEVSEL*
14
NC
54
STOP*
15
NC (PCLKS3) (note 1)
55
PLOCK*
16
PIRQA*
56
PERR*
17
PIRQB*
57
SDONE (P.U.)
18
PIRQC*
58
SBO* (P.U.)
19
PIRQD*
59
SERR*
20
REQ3*
60
PAR
21
NC(PCLKS2) (note 1)
61
BE1*
22
REQ1*
62
AD(15)
23
GNT3*
63
AD(14)
24
PCICLK1
64
AD(13)
25
GNT1*
65
AD(12)
26
PCIRST*
66
AD(11)
27
PCICLK0
67
AD(10)
28
GNT0*
68
AD(9)
29
REQ0*
69
AD(8)
30
REQ2*
70
BE0*
31
AD(31)
71
AD(7)
32
AD(30)
72
AD(6)
33
AD(29)
73
AD(5)
34
AD(28)
74
AD(4)
35
AD(27)
75
AD(3)
36
AD(26)
76
AD(2)
37
AD(25)
77
AD(1)
38
AD(24)
78
AD(0)
39
BE3*
79
ACK64* (P.U.)
40
GNT2*
80
REQ64* (P.U.)
Although not shown, the P3 connector supplies Vi/o = +5v, VCC=+5V, and GND through the center pins. Notes: (1)
PCICLK2 and PCICLK3 are not supplied by the XVME 689-VR7. These clocks were needed for on board PCI devices and
were not used by any currently supported daughtercards.
Содержание XVME-689-VR7
Страница 4: ......