
Manual VIPA System 300S SPEED7
Chapter 5 Deployment I/O periphery
HB140E - CPU SC - RE_313-6CF03 - Rev. 07/45
5-11
The counter values may be read by the output parameter COUNTVAL of
the SFB 47. There is also the possibility for direct access to the counter
values by means of the input address of the
Count
submodule.
There are the following possibilities for connection to the technological
functions:
•
24V incremental encoder, equipped with two tracks with 90° phase
offset
•
24V pulse generator with direction signal
•
24V proximity switch (e.g. BERO or light barrier)
For not all inputs are available at the same time, you may set the input
assignment for every counter via the parameterization. For each counter
the following inputs are available:
Channel
x
(A)
Pulse input for count signal res. track A of an encoder. Here you may
connect encoder with 1-, 2- or 4-tier evaluation.
Channel
x
(B)
Direction signal res. track B of the encoder. Via the parameterization you
may invert the direction signal.
Hardware gate
x
This input allows you to open the HW gate with a high peek and thus start
a count process. The usage of the HW gate may be parameterized.
Latch
x
With an edge 0-1 at Latch
x
the recent counter value is stored in a memory
that you may read at need.
Every counter has an assigned output channel. The following behavior for
the output channel may be set via parameterization:
•
No comparison: Output is not controlled and is switched in the same
way as a normal output.
•
Count value
≥
comparison value:
Output is set as long as counter value
≥
comparison value.
•
Count value
≤
comparison value:
Output is set as long as counter value
≤
comparison value.
•
Pulse at comparison value: You can specify a pulse period for
adaptation to the actuators you are using. The output is set for the given
pulse duration, as soon as the counter reached the comparison value. If
you have parameterized a main count direction the output is only set
when reaching the comparison value from the main counting direction.
The maximum pulse duration may amount to 510ms. By setting 0 as
pulse duration
the output gets set as long as the comparison conditions
are fulfilled.
Read counter
Counter inputs
(Connections)
Counter outputs
Содержание 313-6CF03
Страница 2: ...Lerrzeichen ...
Страница 40: ...Chapter 3 Hardware description Manual VIPA System 300S SPEED7 3 14 HB140E CPU SC RE_313 6CF03 Rev 07 45 ...
Страница 122: ...Chapter 5 Deployment I O periphery Manual VIPA System 300S SPEED7 5 36 HB140E CPU SC RE_313 6CF03 Rev 07 45 ...
Страница 140: ...Chapter 6 Deployment PtP communication Manual VIPA System 300S SPEED7 6 18 HB140E CPU SC RE_313 6CF03 Rev 07 45 ...