Memory Map
www.ti.com
Table 4-2. ARM Configuration Bus Access to Peripherals (continued)
Address
Accessibility
Reserved
0x01E0 6400
0x01E0 FFFF
39K
√
√
ASYNC EMIF Control
0x01E1 0000
0x01E1 0FFF
4K
√
√
Multimedia / SD 0
0x01E1 1000
0x01E1 FFFF
60K
√
√
Reserved
0x01E2 0000
0x01FF FFFF
1792K
√
√
ASYNC EMIF Data (CE0)
0x0200 0000
0x03FF FFFF
32M
√
√
ASYNC EMIF Data (CE1)
0x0400 0000
0x05FF FFFF
32M
√
√
Reserved
0x0600 0000
0x09FF FFFF
64M
√
√
Reserved
0x0A00 0000
0x0BFF FFFF
32M
√
√
Reserved
0x0C00 0000
0x0FFF FFFF
64M
√
√
Memory Mapping
32
SPRUFX7 – July 2008