
WCDMA Signaling
R&S
®
CMW-KG4xx/-KM4xx/-KS4xx
60
User Manual 1173.9657.02 ─ 11
●
A new pattern following an "Alternating" pattern always starts at the next frame
boundary where the last bit of the "Alternating" pattern is different from the first bit
of the new pattern. This may be the first or second frame after the current frame.
●
A running "Continuous Pattern" is immediately interrupted by a new pattern. The
new pattern starts at the beginning of the first frame after the current frame.
Example:
Single P Alternating can be used to first change the (average) UE power by a
definite number of steps and then maintain the new (average) UE power. Due to the
rules quoted above, the first and the last bit in <Pattern> cancel the effect of the pre-
ceding and the following bits. The rules tend to stabilize the net UE power and mini-
mize the effect of <Pattern>.
It is easy to show this mechanism for power control algorithm 1 where the UE power
changes after each slot by a definite step size. If the first and the last bits in <Pattern>
are different, the net UE power change caused by these bits is zero. Example:
If both the first and the last bit in <Pattern> are 1 (0), then the net UE power change
caused by these 2 bits equals the step size multiplied with 1 (–1); the effect of one bit
is canceled. Example:
In contrast, each of the central 0 and 1 bits in <Pattern> (i.e. all bits except the first and
the last bit) causes a UE power change of the step size multiplied with –1 and 1,
respectively.
2.2.14.9
Generating TPC Trigger Signals
The WCDMA signaling application provides TPC trigger signals. These signals allow a
measurement (e.g. a WCDMA TX measurement, option R&S CMW-KM400) to syn-
chronize to the transferred TPC patterns, e.g. for measuring the resulting UE power.
For "Change of TFC" and "TPC test Step UL CM" measurements, a dedicated trigger
signal is available, see
on page 54. The description below applies to "TPC Trigger" signals.
The trigger pulse related to a certain TPC pattern is generated one timeslot before the
first TPC bit. Example: If the first TPC bit is transferred in the first timeslot (slot 0) of a
frame, the trigger pulse is transmitted at the beginning of the last timeslot (slot 14) of
the previous frame.
General Description
深圳德标仪器
135-1095-0799