PAC25140 Users Guide Preview
No portion of this
document may be reproduced or reused in any form without Qorvo’s prior written consent
Rev. 1.0.0 28 February 2023 © 2023 Qorvo US, Inc.
61 of 77
SOC.CELLEN1
Register 8-37
. SOC.CELLEN1 (Cell Enable 1, SOC 0x30)
BIT
NAME
ACCESS
RESET
DESCRIPTION
7
CEN8
R/W
0x0
Cell 8 Enable
6
CEN7
R/W
0x0
Cell 7 Enable
5
CEN6
R/W
0x0
Cell 6 Enable
4
CEN5
R/W
0x0
Cell 5 Enable
3
CEN4
R/W
0x0
Cell 4 Enable
2
CEN3
R/W
0x0
Cell 3 Enable
1
CEN2
R/W
0x0
Cell 2 Enable
0
CEN1
R/W
0x0
Cell 1 Enable
SOC.CELLEN2
Register 8-38
. SOC.CELLEN2 (Cell Enable 2, SOC 0x31)
BIT
NAME
ACCESS
RESET
DESCRIPTION
7
CEN16
R/W
0x0
Cell 16 Enable
6
CEN15
R/W
0x0
Cell 15 Enable
5
CEN14
R/W
0x0
Cell 14 Enable
4
CEN13
R/W
0x0
Cell 13 Enable
3
CEN12
R/W
0x0
Cell 12 Enable
2
CEN11
R/W
0x0
Cell 11 Enable
1
CEN10
R/W
0x0
Cell 10 Enable
0
CEN9
R/W
0x0
Cell 9 Enable
SOC.CELLEN3
Register 8-39
. SOC.CELLEN3 (Cell Enable 3, SOC 0x32)
BIT
NAME
ACCESS
RESET
DESCRIPTION
7:4
RFU
R
0x0
Reserved
3
CEN20
R/W
0x0
Cell 20 Enable
2
CEN19
R/W
0x0
Cell 19 Enable
1
CEN18
R/W
0x0
Cell 18 Enable
0
CEN17
R/W
0x0
Cell 17 Enable