NXP Semiconductors
UM11603
RDGD31603PHSEVM three-phase inverter reference design
Tables
PCIe connector pin definitions .......................... 7
Test points .........................................................9
descriptions ..................................................... 11
jumper descriptions ......................................... 12
Power supply test point descriptions ............... 13
SiC module pin connections ............................15
Translator board jumper definitions .................18
Figures
RDGD31603PHSEVM three-phase inverter
board voltage domains and interfaces .............. 6
Gate driver pinout and board interface
connection PCIe 2×32 .......................................7
RDGD31603PHSEVM test points ..................... 9
RDGD31603PHSEVM indicator locations ....... 11
jumper locations .............................................. 11
Power supply test point locations ....................12
Gate drive resistors for each phase high-
side and low-side ............................................ 13
SiC module pin placement .............................. 14
SiC module connection pins ............................15
Freedom development platform ...................... 17
Translator board .............................................. 18
FRDM-KL25Z setup and interface ...................19
Kit selection .....................................................21
GUI settings menu .......................................... 22
Loader settings ................................................23
Logs settings ................................................... 23
Register map settings ..................................... 24
Tabs settings ................................................... 24
Command Log area ........................................ 25
Device pins settings and status menus ........... 25
Pins tab functionality ....................................... 26
Status tab functionality ....................................26
Analog tab functionality ...................................27
Register map ...................................................28
Gate drive tab ................................................. 29
Current sense tab ........................................... 30
Desat and segmented drive tab ...................... 30
Overtemperature tab ....................................... 31
Undervoltage and overvoltage tab .................. 31
Measurements tab ...........................................32
Status tab ........................................................33
Pulse tab ......................................................... 33
Evaluation setup using KITGD3160TREVB
and FlexGUI .................................................... 36
Evaluation setup using MPC5777C-DEVB
MCU dev kit .................................................... 37
Evaluation setup using MPC5744P MCU
dev kit ..............................................................37
UM11063
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
User manual
Rev. 1 — 18 August 2021
39 / 40