REL0.2
Page 20 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ult MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.4.1.1
PCIe x4 Connector
The Zynq Ult MPSoC (ZU11/17/19EG) Carrier board supports one PCIe x4 connector through PS-GTR Lanes of
Zynq Ult MPSoC (ZU11/17/19EG) PS. All the four PS-GTR lanes from Board to Board Connectors are connected
to PCIe x4 connector to support x1, x2 & x4 PCIe devices. The PS-GTR Lane selection to PCIe x4 connector is done
through PS-GTR Lane Selection Switch (SW6). The Carrier board provides 100MHz reference clock to PCIe x4 connector
from on board Clock Synthesizer1. This PCIe x4 connector (J26) is physically located at the top of the board as shown
below.
Note: For more details on PS-GTR Lane selection options, refer
Figure 8: PCIe x4 Connector