![Intel 80C196NU Скачать руководство пользователя страница 456](http://html1.mh-extra.com/html/intel/80c196nu/80c196nu_user-manual_2072209456.webp)
Glossary-7
GLOSSARY
reserved memory
A memory location that is reserved for factory use or
for future expansion. Do not use a reserved memory
location except to initialize it with FFH.
sampled inputs
All input pins, with the exception of RESET#, are
sampled inputs. The input pin is sampled one state
time before the read buffer is enabled. Sampling
occurs during PH1 (while CLKOUT is low) and
resolves the value (high or low) of the pin before it is
presented to the internal bus. If the pin value changes
during the sample time, the new value may or may not
be recorded during the read.
RESET# is a level-sensitive input. EXTINTx is
normally a sampled input; however, the powerdown
circuitry uses EXTINTx as a level-sensitive input
during powerdown mode.
saturation mode
Saturation occurs when the result of two positive
numbers generates a negative sign bit or the result of
two negative numbers generates a positive sign bit.
Saturation mode prevents an underflow or overflow
of the accumulated value.
set
The “1” value of a bit or the act of giving it a “1”
value. See also clear.
SFR
Special-function register.
SHORT-INTEGER
An 8-bit, signed variable with values from –2
7
t2
7
–1.
sign extension
A method for converting data to a larger format by
filling the upper bit positions with the value of the
sign. This conversion preserves the positive or
negative value of signed integers.
sink current
Current flowing into a device to ground. Always a
positive value.
source current
Current flowing out of a device from V
CC
. Always a
negative value.
SP
Stack pointer.
special interrupt
Any of the three nonmaskable interrupts (unimple-
mented opcode, software trap, or NMI).
Содержание 80C196NU
Страница 1: ...8XC196NP 80C196NU Microcontroller User s Manual...
Страница 2: ...8XC196NP 80C196NU Microcontroller User s Manual August 1995 Order Number 272479 002...
Страница 18: ...1 Guide to This Manual...
Страница 19: ......
Страница 31: ......
Страница 32: ...2 Architectural Overview...
Страница 33: ......
Страница 48: ...3 Advanced Math Features...
Страница 49: ......
Страница 56: ...4 Programming Considerations...
Страница 57: ......
Страница 72: ...5 Memory Partitions...
Страница 73: ......
Страница 106: ...6 Standard and PTS Interrupts...
Страница 107: ......
Страница 144: ...7 I O Ports...
Страница 145: ......
Страница 165: ......
Страница 166: ...8 Serial I O SIO Port...
Страница 167: ......
Страница 183: ......
Страница 184: ...9 Pulse width Modulator...
Страница 185: ......
Страница 196: ...10 Event Processor Array EPA...
Страница 197: ......
Страница 225: ......
Страница 226: ...11 Minimum Hardware Considerations...
Страница 227: ......
Страница 239: ......
Страница 240: ...12 Special Operating Modes...
Страница 241: ......
Страница 255: ......
Страница 256: ...13 Interfacing with External Memory...
Страница 257: ......
Страница 303: ......
Страница 304: ...A Instruction Set Reference...
Страница 305: ......
Страница 373: ......
Страница 374: ...B Signal Descriptions...
Страница 375: ......
Страница 390: ...C Registers...
Страница 391: ......
Страница 447: ......
Страница 448: ...Glossary...
Страница 449: ......
Страница 458: ...Index...
Страница 459: ......