Intel 80C186XL, Руководство пользователя

Страница: 162 / 405

6-7
CHIP-SELECT UNIT
Figure 6-5. UMCS Register Definition
Register Name: UCS Control Register
Register Mnemonic: UMCS
Register Function: Controls the operation of the UCS chip-select.
Bit
Mnemonic
Bit Name
Reset
State
Function
U17:10 Start
Address 0FFH Defines the starting address for the chip-select.
During memory bus cycles, U17:10 are
compared with the A17:10 address bits. An
equal to or greater than result enables the UCS
chip-select if A19:18 are both one. Table 6-2 on
page 6-12 lists the only valid programming
combinations.
R2 Bus Ready
Disable 0H When R2 is clear, bus ready must be active to
complete a bus cycle. When R2 is set, R1:0
control the number of bus wait states and bus
ready is ignored.
R1:0 Wait State
Value 3H R1:0 define the minimum number of wait states
inserted into the bus cycle.
NOTE: Reserved register bits are shown with gray shading. Reserved bits must be written
to a logic zero to ensure compatibility with future Intel products. Programming
U17:10 with values other than those shown in Table 6-2 on page 6-12 results in
unreliable chip-select operation. Reading this register (before writing it) enables
the chip-select; however, none of the programmable fields will be properly initial-
ized.
15 0
R
1
R
0
R
2
U
1
1
U
1
0
U
1
3
U
1
2
U
1
5
U
1
4
U
1
7
U
1
6
A1141-0A