39
©2018 Integrated Device Technology, Inc.
August 30, 2018
VersaClock
®
6E Family Register Descriptions and Programming Guide
Table 68. RAM3 – 0x32: Output Divider 2 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD2_offset[29:6]
30 bits to configure the fraction value of FOD2 in register address x32, x33, x34 and x35.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 69. RAM3 – 0x33: Output Divider 2 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD2_offset[29:6]
30 bits to configure the fraction value of FOD2 in register address x32, x33, x34 and x35.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 70. RAM3 – 0x34: Output Divider 2 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD2_offset[29:6]
30 bits to configure the fraction value of FOD2 in register address x32, x33, x34 and x35.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0