24
©2018 Integrated Device Technology, Inc.
August 30, 2018
VersaClock
®
6E Family Register Descriptions and Programming Guide
Table 40. RAM1 – 0x1D: Factory Reserved Bits
Bits
Default Value
Name
Function
D7
0
cfg_cp[3:0]
Charge-pump current control–Factory reserved bits.
30uA step from 0 to 450uA.
D6
1
D5
1
D4
0
D3
1
en_vco
Enable or disable the VCO block.VCO needs to be enabled by default.
D2
1
i2c_bypb_dl
Bypass global reset. 0 means the reset is bypassed.
1 means the part will reset. Used to re-synchronize the outputs when reprogramming of
the device is performed (default value).
D1
1
vco_monitor_en
Enable VCO monitoring and select automatically the VCO band.
D0
1
en_pll_bias
Enable or disable biasing blocks in the PLL. Active high. Enable by default.