42
©2018 Integrated Device Technology, Inc.
August 30, 2018
VersaClock
®
6E Family Register Descriptions and Programming Guide
Table 77. RAM4 – 0x42: Output Divider 3 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD3_offset[29:6]
30 bits to configure the fraction value of FOD3 in register address x42, x43, x44 and x45.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 78. RAM4 – 0x43: Output Divider 3 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD3_offset[29:6]
30 bits to configure the fraction value of FOD3 in register address x42, x43, x44 and x45.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 79. RAM4 – 0x44: Output Divider 3 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD3_offset[29:6]
30 bits to configure the fraction value of FOD3 in register address x42, x43, x44 and x45
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0