43
©2018 Integrated Device Technology, Inc.
August 30, 2018
VersaClock
®
6E Family Register Descriptions and Programming Guide
Table 80. RAM4 – 0x45: Output Divider 3 Fractional Settings
Bits
Default Value
Name
Function
D7
0
OD3_offset[5:0]
30 bits to configure the fraction value of FOD3 in register address x42, x43, x44 and x45.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
OD3_ssce
Enable spread spectrum with center spread offset. Active High.
D0
0
unused
Unused Factory reserved bit.
Table 81. RAM4 – 0x46: Output Divider 3 Step Spread Configuration Register
Bits
Default Value
Name
Function
D7
0
OD3_step[7:0]
24 bits used for modulation step size in register x46 x47 and x48.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 82. RAM4 – 0x47: Output Divider 3 Step Spread Configuration Register
Bits
Default Value
Name
Function
D7
0
OD3_step[15:8]
24 bits used for modulation step size in register x46 x47 and x48.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0