38
©2018 Integrated Device Technology, Inc.
August 30, 2018
VersaClock
®
6E Family Register Descriptions and Programming Guide
Table 65. RAM2 – 0x28: Output Divider 1 Step Spread Configuration Register
Bits
Default Value
Name
Function
D7
0
OD1_step[23:16]
24 bits used for modulation step size in register x26 x27 and x28.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 66. RAM2 – 0x29: Output Divider 1 Spread Modulation Rate Configuration Register
Bits
Default Value
Name
Function
D7
0
OD1_period[12:5]
13 bits used to configure spread modulation period in register x29 and x2A.
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Table 67. RAM2 – 0x2A: Output Divider 1 Spread Modulation Rate Configuration Register
Bits
Default Value
Name
Function
D7
0
OD1_period[4:0]
13 bits used to configure spread modulation period in register x29 and x2A.
D6
0
D5
0
D4
0
D3
0
D2
0
Unused Bits
Unused Factory reserved bit.
D1
0
Unused Bits
Unused Factory reserved bit.
D0
0
Unused Bits
Unused Factory reserved bit.