vii
Section 13 Watchdog Timer
.............................................................................................. 237
13.1 Overview ............................................................................................................................ 237
13.1.1 Features ................................................................................................................. 237
13.1.2 Block
Diagram ...................................................................................................... 237
13.1.3 Register
Configuration .......................................................................................... 238
13.2 Register
Descriptions.......................................................................................................... 238
13.2.1 Timer Control/Status Register WD (TCSRWD) .................................................. 238
13.2.2 Timer Counter WD (TCWD) ................................................................................ 240
13.2.3 Timer Mode Register WD (TMWD) .................................................................... 241
13.3 Operation ............................................................................................................................ 242
13.3.1 Watchdog Timer Operating Modes....................................................................... 243
Section 14 Serial Communication Interface 3
.............................................................. 245
14.1 Overview ............................................................................................................................ 245
14.1.1 Features ................................................................................................................. 245
14.1.2 Block
Diagram ...................................................................................................... 247
14.1.3 Pin
Configuration.................................................................................................. 248
14.1.4 Register
Configuration .......................................................................................... 248
14.2 Register
Descriptions.......................................................................................................... 249
14.2.1 Receive Shift Register (RSR)................................................................................ 249
14.2.2 Receive Data Register (RDR) ............................................................................... 249
14.2.3 Transmit Shift Register (TSR) .............................................................................. 250
14.2.4 Transmit Data Register (TDR).............................................................................. 250
14.2.5 Serial Mode Register (SMR)................................................................................. 251
14.2.6 Serial Control Register 3 (SCR3).......................................................................... 253
14.2.7 Serial Status Register (SSR).................................................................................. 256
14.2.8 Bit Rate Register (BRR)........................................................................................ 260
14.3 Operation ............................................................................................................................ 267
14.3.1 Asynchronous
Mode ............................................................................................. 267
14.3.2 Synchronous
Mode................................................................................................ 267
14.3.3 Interrupts and Continuous Transmission/Reception ............................................. 269
14.4 Operation in Asynchronous Mode...................................................................................... 271
14.4.1 Data Transfer Format ............................................................................................ 271
14.4.2 Clock ..................................................................................................................... 273
14.4.3 Data Transfer Operations ...................................................................................... 273
14.5 Operation in Synchronous Mode........................................................................................ 280
14.5.1 Data Transfer Format ............................................................................................ 281
14.5.2 Clock ..................................................................................................................... 281
14.5.3 Data Transfer Operations ...................................................................................... 282
14.6 Multiprocessor Communication Function.......................................................................... 287
14.7 Interrupts ............................................................................................................................ 294
14.8 Usage
Notes........................................................................................................................ 295
14.8.1 Relation between Writes to TDR and Bit TDRE .................................................. 295
Содержание H8/3660
Страница 4: ......
Страница 26: ...10 ...
Страница 82: ...66 ...
Страница 152: ...136 ...
Страница 154: ...138 ...
Страница 260: ...244 ...
Страница 408: ...392 18 5 Output Load Circuit VCC 2 4 kΩ 12 kΩ 30 pF LSI output pin Figure 18 7 Output Load Condition ...
Страница 457: ...441 DEC VIN CH3 to CH0 A D converter Internal data bus Figure C 17 Port B Block Diagram PB7 to PB0 ...