ZSOQT
Table 5-4.
ZBOQT
Pod
Memory
and
NO
Addresses
ADDRESSABLE DEVICE
ADDRESS
(HEX)
RAM
2000
—
207F
ROM
0000
-
1FFF
(See Table
5-5)
l/O-Port
A
Direction
Register
2081
-Port
A
Data
Register
2080
-Port
B
Direction
Register
2083
-Port
B
Data
Register
2082
Interval Timer
-
Divide by
1
2090
Interval Timer Disable
2094
UUT
Address
line
latch
(high byte)
3000
UUT
Data line latch
4000
UUT
Control line
latch
5000
UUT
Address
line
latch
(low byte)
6000
UUT
Status
line latch
7000
Table
5-5.
ZBOQT
lntertace Pod
Quick ROM
Checksum
ROM
ADDRESS RANGE
CHECKSUM
SOFTWARE VERSION
0000
to 1FFF
1.0
_
b.
Perform a write
operation
to the
port
A
data
register to
set
all bits
high. The write address
is 2080;
write
data
is
FF.
c.
Check the
port
A lines (PAO-PA7) with the
probe
or scope for all
logic high levels.
d.
Repeat step
b
with
00 as
the write data..
e.
Repeat step
c,
checking for
all
logic low
levels.
6.
Check the
input operation
of
I/
0
port
A (contained in
U21
and U23)
as
follows:
5-17
Содержание 9000A-Z80QT
Страница 6: ......
Страница 14: ......
Страница 18: ...ZBOQT Figure 2 3 Connection 0 Interface Pod to UUT...
Страница 72: ......
Страница 76: ...Z8OQT MP10 H 2 9000A Z8OQT 5071 Figure 6 1 9000A 2800T Intertace Pod Final Assembly...
Страница 84: ...Z8OQT E 3 mwmdwwwwmi o a u n v u 2 as MLVLSI IQ 23333329...
Страница 85: ...ZBOQT QLVLSNXVI 9 Figure 7 1 A11 Processor PCB Assembly...
Страница 86: ...ZBOQT H H u Chum 55 ixu m3m V V v 0 A0 m v mmmcaa 5 5 taxman th XEH 35me 9 02 hww m4mm Nu W tho mu m uw m 7 4...
Страница 88: ...2800T 7 6 m V L LOl D INPUTS PAL U27 LOGIC Flgure 1 1 A11 Processor PCB Assembly cont OUTPUTS 15...
Страница 89: ...ZBOQT DEVICE 6ND PINS 14 Figure 7 1 A11 Processor PCB Assembly cont 7 7...
Страница 90: ...Z8OQT LA SELF HOLD LO BUSAK 7 8 C 2 5 5v 22A if 22L l clz Em 0531 00 463 EEF tzaF L _____________ _J...
Страница 92: ......
Страница 108: ......