![background image](http://html1.mh-extra.com/html/eaton/edr-5000/edr-5000_nstallation-operation-and-maintenance-manual_3977585359.webp)
EDR-5000
IM02602007E
Name
Description
IEC61850.SPCSO10
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
IEC61850.SPCSO11
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
IEC61850.SPCSO12
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
IEC61850.SPCSO13
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
IEC61850.SPCSO14
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
IEC61850.SPCSO15
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
IEC61850.SPCSO16
Status bit that can be set by clients like e.g. the Master Communication System (Single Point Controllable
Status Output).
Profibus.Comm Cmd 1
Communication Command
Profibus.Comm Cmd 2
Communication Command
Profibus.Comm Cmd 3
Communication Command
Profibus.Comm Cmd 4
Communication Command
Profibus.Comm Cmd 5
Communication Command
Profibus.Comm Cmd 6
Communication Command
Profibus.Comm Cmd 7
Communication Command
Profibus.Comm Cmd 8
Communication Command
Profibus.Comm Cmd 9
Communication Command
Profibus.Comm Cmd 10
Communication Command
Profibus.Comm Cmd 11
Communication Command
Profibus.Comm Cmd 12
Communication Command
Profibus.Comm Cmd 13
Communication Command
Profibus.Comm Cmd 14
Communication Command
Profibus.Comm Cmd 15
Communication Command
Profibus.Comm Cmd 16
Communication Command
Logic.LE1.Gate Out
Signal: Output of the logic gate
Logic.LE1.Timer Out
Signal: Timer Output
Logic.LE1.Out
Signal: Latched Output (Q)
Logic.LE1.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE2.Gate Out
Signal: Output of the logic gate
Logic.LE2.Timer Out
Signal: Timer Output
Logic.LE2.Out
Signal: Latched Output (Q)
Logic.LE2.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE3.Gate Out
Signal: Output of the logic gate
www.eaton.com
359