PCM9211 (MAIN : IC22)
PCM9211 Block Diagram
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
ERROR/INT0
NPCM/INT1
MPIO_A0
MPIO_A1
MPIO_A2
MPIO_A3
MPIO_C0
MPIO_C1
MPIO_C2
MPIO_C3
MPIO_B0
MPIO_B1
VDDRX
RXIN1
RST
RXIN2
RXIN3
RXIN4/ASCKIO
RXIN5/ABCKIO
RXIN6/ALRCKIO
RXIN7/ADIN0
MODE
MS/ADR1
MC/SCL
48
47
46
45
44
43
42
41
40
39
38
13
14
15
16
17
18
19
20
21
22
23
37
24
PCM9211
VINR
VINL
VCCAD
AGNDAD
VCOM
FIL
T
VCC
AGND
XTO
XTI
GNDRX
RXIN0
MPIO_B2
MPIO_B3
MPO0
MPO1
DOUT
LRCK
BCK
SCK
O
DGND
DVDD
MDO/ADR0
MDI/SDA
PCM9211
www.ti.com
SBAS495 –JUNE 2010
PIN CONFIGURATIONS
PT PACKAGE
LQFP-48
(TOP VIEW)
PIN FUNCTIONS
PIN
5-V
NO.
NAME
I/O
TOLERANT
DESCRIPTION
1
ERROR/INT0
O
No
DIR Error detection output / Interrupt0 output
2
NPCM/INT1
O
No
DIR Non-PCM detection output / Interrupt1 output
3
MPIO_A0
I/O
Yes
Multipurpose I/O, Group A
(1)
4
MPIO_A1
I/O
Yes
Multipurpose I/O, Group A
(1)
5
MPIO_A2
I/O
Yes
Multipurpose I/O, Group A
(1)
6
MPIO_A3
I/O
Yes
Multipurpose I/O, Group A
(1)
7
MPIO_C0
I/O
Yes
Multipurpose I/O, Group C
(1)
8
MPIO_C1
I/O
Yes
Multipurpose I/O, Group C
(1)
9
MPIO_C2
I/O
Yes
Multipurpose I/O, Group C
(1)
10
MPIO_C3
I/O
Yes
Multipurpose I/O, Group C
(1)
11
MPIO_B0
I/O
Yes
Multipurpose I/O, Group B
(1)
12
MPIO_B1
I/O
Yes
Multipurpose I/O, Group B
(1)
13
MPIO_B2
I/O
Yes
Multipurpose I/O, Group B
(1)
14
MPIO_B3
I/O
Yes
Multipurpose I/O, Group B
(1)
15
MPO0
O
No
Multipurpose output 0
(1) Schmitt trigger input
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s):
PCM9211
Clock/ Data
Recovery
MPIO_ A
SELECTOR
MPIO_ C
SELECTOR
MPIO _B
SELECTOR
ADC
Com. Supply
MPO0/1
SELECTOR
MPO 0
MPO 1
MAIN
OUTPUT
SCKO
BCK
LRCK
DOUT
PORT
RXIN8
RXIN9
RXIN10
RXIN11
DITOUT
AUTO
DIR
ADC
AUXIN0
AUXIN1
AUXIN2
AUTO
DIR
ADC
AUXIN0
AUXIN1
AUXIN2
AUTO
DIR
ADC
AUXIN0
AUXIN1
DIT
Lock :DIR
Unlock:ADC
AUXIN 2
AUXOUT
OSC
Divider
XMCKO
Divider
XMCKO
DITOUT
RECOUT 0
RECOUT 1
AUXIN 0
AUXIN1
ADC Standalone
ADC Mode
Control
Function
Control
REGISTER
POWER SUPPLY
MC /SCL
MDI /SDA
MDO /ADR 0
MS/ADR 1
FILT
PLL
DIR
Lock Detection
ERROR /INT0
NPCM /INT1
ADC Clock
(SCK /BCK/LRCK)
(To MPIO _A & MPO0/1 )
ADC
MODE
DIR CS
( 48-bit)
DIT CS
( 48-bit)
DIR Interrupt
GPIO/GPO
Data
MPIO_ A
MPIO_ B
MPIO_ C
MPO0
MPO1
Divider
( to MPIO_A )
Secondary BCK / LRCK
Selector
RECOUT0
RECOUT1
SBCK /SLRCK
DOUT
RXIN7
SCKO/ BCK/LRCK
RXIN 0
RXIN 1
RXIN 2
RXIN 4/ASCKI 0
RXIN 3
RXIN 5/ABCKI 0
RXIN 6/ALRCKI 0
RXIN 7/ADIN0
RXIN7
RXIN6
RXIN5
RXIN4
RXIN3
RXIN2
RXIN1
RXIN0
MPIO_ A0
MPIO_ A1
MPIO_ A2
MPIO_ A3
VINL
VINR
VCOM
MPIO _C0
MPIO _C1
MPIO _C2
MPIO _C3
XTI
XTO
AGND
VDDRX
GNDRX
DVDD
VCCAD
AGNDAD
DGND
VCC
ADC
ANALOG
DIR
ANALOG
ALL
DIR
ANALOG
SPI/I C
INTERFACE
2
Reset
and Mode
Set
All Port
f Calculator
S
DIR
f Calculator
S
DIR
P and P
C
D
EXTRA DIR FUNCTIONS
f Calculator
S
ERROR DETECTION
Non-PCM DETECTION
Flags
DTS-CD/LD Detection
Validity Flag
User Data
Channel Status Data
BFRAME Detection
Interrupt System
MPIO_B3
MPIO_B2
MPIO_B1
MPIO_B0
RST
PCM9211
www.ti.com
SBAS495 –JUNE 2010
BLOCK DIAGRAM
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s):
PCM9211
68
Содержание CEOL RCD-N9
Страница 34: ...Personal notes 34 ...
Страница 45: ...Personal notes 45 ...
Страница 77: ...TC7USB40MU NETWORK IC62 TC7USB40MU Block Diagram 77 ...