TC94A92FG (CD : IC83)
TC94A92FG Block Diagram
TC94A92FG
2009-05-27
3
Pin Layout (Top View)
P
io7
P
io6
P
io5
P
io4
P
io3
P
io2
P
io1
P
io0
V
S
S
-2
VD
D
1
-
2
X
V
DD
3
X
o
X
i
X
V
S
S
3
D
V
S
S
3L
Lo
DV
DD3
L
DV
DD3
R
Ro
D
V
S
S
3R
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
VDD3
61
40
CDMoN3
BUS0
62
39
Pio14/CDMoN2
BUS1
63
38
Pio13/CDMoN1
BUS2
64
37
Pio12/CDMoN0/FGiN
BUS3
65
36
Pio11
BUCK
66
35
Pio10
/CCE
67
34
Pio9
MS
68
33
Pio8
/RST
69
32
VDD1-3
TEST
70
31
DMo
VDD1-1
71
30
FMoS
VSS-1
72
29
FMo
/SRAMSTB
73
28
VSS-3
VDDM1
74
27
TRo
PDo
75
26
Foo
TMAX
76
25
AVDD3
LPFN
77
24
TEi
LPFo
78
23
RFRP
PVREF
79
22
RFZi
VCoF
80
21
FSMoNiT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
VC
o
i
RV
DD3
SL
C
o
R
Fi
RF
RPi
RF
EQ
o
DCo
F
C
AG
C
i
R
Fo
R
V
S
S
3
F
N
i2
F
N
i1
FP
i2
FP
i1
TP
i
TNi
VR
o
AVSS3
MD
i
L
D
o
TC94A92FG
(Top View)
TC94A92FG
2009-05-27
4
Block Diagram
PWM
5bit DAC
D
ig
it
al
e
qu
aliz
e
r
A
u
to
ma
ti
c a
dj
ust
men
t
ci
rcu
it
R
O
M
R
AM
Synchronous
guarantee EFM
decoder
E
rr
or
C
or
re
c
ti
on
A
d
dr
e
ss
Subcode
decoder
Audio out
Digital out
C
L
V
se
rv
o
Tracking
Error
(TE&SBAD)
Focus
Error
(FE)
RF
Auto laser
Power Cont.
(APC)
Reference
Voltage
gene.(VRO)
Auto Gain
Cont.(AGC)
DC level
DET(RFDC)
VREF
PVREF
TNi
TPi
FPi1
FPi2
FNi1
FNi2
T
Ro
D
M
o
FM
o
Fo
o
FS
M
o
Ni
T
(F
E
i/
S
B
AD
/
R
F
D
C)
10
bi
t AD
C
MDi
LDo
RFEQo
AGCi
RF Ripple
DET.(RFRP)
RFRPi
VRo
RFRP
R
F
RP
SBAD
RF
DC
FEI
TEI
Reference
Voltage(APC)
Bias circuit
R
F
Z
i
RESiN
RVSS3
RVDD3
PLL
TMAX
VCO
E
FM
s
lic
er
+
-
PVREF
T
MA
X
P
D
o
L
P
F
N
L
P
F
o
PVREF
VC
oF
P
V
RE
F
A1
MX
MY
MZ
MAC
A0
AY
AX
A2
register
X0/X1/X2
Y0/Y1/Y2
ALU
Bus
Switch
C-Pointer
register
Y-Pointer
register
A3
X-Pointer
register
Address Calc.
2sets
YRAM
4kw
(24bit)
X-Bus
Y-Bus
40bit
XRAM
4kw
(24bit)
ERAM
4kw
(24bit)
CROM
4kw*11=44kw
(24bit)
PRAM
1024w
(40bit)
PROM
4kw*9=36kw
(40bit)
Ge
n
er
al
I
/O
I/
F
SRAM I/F
SRAM
512kbit
(4kw*128bit)
MCU I/F
Pi
o
0-7
In
tr
up
t
C
o
nt
.
IRQ
Program
Control
Instruction
Decoder
round & limit
round & limit
TEi
VREF
+
-
+
-
4KB SRAM
Co
nt
ro
l
Se
rvo
A
V
S
S
3
A
V
D
D
3
IP
/
AT
T
V
D
D
M
1
Resume
VDD1
VSS1
RFo
IO
_CT
R
DCoFC
RF-EQ
V
C
o
i
For
DSP
TEZI
F
Mo
S
RFRP
FEI
SRAM
512kbit
(4kw*128bit)
/S
RA
M
S
T
B
Pio0
Pio7
Pio6
Pio5
Pio4
Pio3
Pio2
Pio1
T
E
S
T
/
R
S
T
DSP-VCO
SLCo
RFi
MS
/CCE
B
U
CK
/
CL
K
/
S
CL
B
U
S
3
/
Si
/
S
D
A
BUS
2
/
S
o
B
U
S
1
/
M
S
2
BUS
0 /
P
io
1
5
V
D
D
3
V
D
D
1
VS
S1
O
SC
Cl
o
ck
G
en
Fo
r CD/DAC
16
.9M
H
z
XVDD3
XVSS3
M
ul
ti
-b
it
Δ
Σ
D
A
co
nve
rter
DVSS3L
Lo
DVDD3L
DVDD3R
Ro
DVSS3R
Pi
o9
P
io
11
Pi
o8
P
io
10
C
D
M
o
N0
C
D
M
o
N1
C
D
M
o
N2
C
D
M
o
N3
VS
S1
VD
D
1
General I/O
I/F
Pio8-14
IO_CTR
CD monitor
DF
To AudioDAC
Equalizer Output Control
Stepping
Motor
Control
I2C
UART
63
Содержание CEOL RCD-N9
Страница 34: ...Personal notes 34 ...
Страница 45: ...Personal notes 45 ...
Страница 77: ...TC7USB40MU NETWORK IC62 TC7USB40MU Block Diagram 77 ...