Cypress S29CD016J, Руководство пользователя

Страница: 67 / 74

Document Number: 002-00948 Rev. *C Page 67 of 74
S29CD032J
S29CD016J
S29CL032J
S29CL016J
19. Appendix 2
19.1 Command Definitions
Legend
Notes
Table 34. Memory Array Command Definitions (x32 Mode)
Command (Notes)
Cycles
Bus Cycles (Notes 93 – 96 )
First Second Third Fourth Fifth Sixth
Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data
Read ( 97 ) 1 RA RD
Reset ( 98 ) 1 XXX F0
Autoselect
( 99 )
Manufacturer ID 4 555 AA 2AA 55 555 90 BA+X00 01
Device ID ( 100 ) 6 555 AA 2AA 55 555 90 BA+X01 7E BA+X0E 09 BA+X0F 00/01
Program 4 555 AA 2AA 55 555 A0 PA PD
Chip Erase 6 555 AA 2AA 55 555 80 555 AA 2AA 55 555 10
Sector Erase 6 555 AA 2AA 55 555 80 555 AA 2AA 55 SA 30
Program/Erase Suspend ( 101 ) 1 BA B0
Program/Erase Resume ( 102 ) 1 BA 30
CFI Query ( 103 , 104 ) 1 55 98
Accelerated Program ( 105 ) 2 XX A0 PA PD
Configuration Register Verify
( 104 )
3 555 AA 2AA 55 BA+555 C6 BA+XX RD
Configuration Register Write
( 106 )
4 555 AA 2AA 55 555 D0 XX WD
Unlock Bypass Entry ( 107 ) 3 555 AA 2AA 55 555 20
Unlock Bypass Program ( 107 ) 2 XX A0 PA PD
Unlock Bypass Erase ( 107 ) 2 XX 80 XX 10
Unlock Bypass CFI ( 103 , 107 ) 1 XX 98
Unlock Bypass Reset ( 107 ) 2 XX 90 XX 00
BA = Bank Address. The set of addresses that comprise a bank. The system
may write any address within a bank to identify that bank for a command.
PA = Program Address (Amax–A0). Addresses latch on the falling edge of the
WE# or CE# pulse, whichever happens later.
PD = Program Data (DQmax–DQ0) written to location PA. Data latches on the
rising edge of WE# or CE# pulse, whichever happens first. RA = Read Address (Amax–A0).
RD = Read Data. Data DQmax–DQ0 at address location RA.
SA = Sector Address. The set of addresses that comprise a sector. The system
may write any address within a sector to identify that sector for a command.
WD = Write Data. See “Configuration Register” definition for specific write data.
Data latched on rising edge of WE#.
X = Don’t care
93. See Table 5 for description of bus operations.
94. All values are in hexadecimal.
95. Shaded cells in table denote read cycles. All other cycles are write
operations.
96. During unlock cycles, (lower address bits are 555 or 2AAh as shown in table)
address bits higher than A11 (except where BA is required) and data bits
higher than DQ7 are don’t cares.
97. No unlock or command cycles required when bank is reading array data.
98. The Reset command is required to return to the read mode (or to the erase-
suspend-read mode if previously in Erase Suspend) when a bank is in the
autoselect mode, or if DQ5 goes high (while the bank is providing status
information).
99. The fourth cycle of the autoselect command sequence is a read cycle. The
system must provide the bank address to obtain the manufacturer ID or
device ID information. See
Autoselect on page 26 for more information.
100.The device ID must be read across the fourth, fifth, and sixth cycles. 00h in
the sixth cycle indicates ordering option 00, 01h indicates ordering option 01.
101.The system may read and program in non-erasing sectors when in the
Program/Erase Suspend mode. The Program/Erase Suspend command is
valid only during a sector erase operation, and requires the bank address.
102.The Program/Erase Resume command is valid only during the Erase
Suspend mode, and requires the bank address.
103.Command is valid when device is ready to read array data.
104.Asynchronous read operations.
105.ACC must be at V
ID
during the entire operation of this command.
106.Command is ignored during any Embedded Program, Embedded Erase, or
Suspend operation.
107.The Unlock Bypass Entry command is required prior to any Unlock Bypass
operation. The Unlock Bypass Reset command is required to return to the
read mode.