Bull Cedoc NovaScale R423, Инструкция по установке и эксплуатации

Страница: 80 / 144

7-12
N
ovaS
c
ale R423 Installation and User's Guide
SERR Signal Condition
This setting specifi es the ECC Error conditions that an SERR# is to be asserted.
The options are None, Single Bit , Multiple Bit, and Both.
Clock Spectrum Feature
If Enabled, the BIOS will monitor the level of Electromagnetic Interference caused
by the components and will attempt to decrease the interference whenever needed.
The options are Enabled and Disabled .
X
Intel VT for Direct I/O (VT-d)
Select Enable to enable the functionality of the Intel Virtualization Technology for
Direct I/O VT-d support by reporting the I/O device assignment to VMM through
the DMAR ACPI Tables. This feature offers fully-protected I/O resource-sharing
across the Intel platforms, providing the user with greater reliability, security and
availability in networking and data-sharing. The settings are Enabled and Disabled .
Press the <Enter> key to enter the submenu. The following items will appear:
VT-d for Port 0 (ESI)
VT-d for Port 1
VT-d for Port 3
VT-d for Port 5
VT-d for Port 7
VT-d for Port 9
Select Enable to enable Intel VT-d support for Port 0(ESI), Port 3, Port 5, Port
7, Port 9 through using DRHD structures located in the ACPI Tables.
4GB PCI Hole Granularity
This feature allows you to select the granularity of PCI hole for PCI slots. If MTRRs
are not enough, this option may be used to reduce MTRR occupation. The options
are: 256 MB , 512 MB, 1GB and 2GB.
Memory Branch Mode
This option determines how the two memory branches operate. System address
space can either be interleaved between the two branches or Sequential from
one branch to another. Mirror mode allows data correction by maintaining two
copies of data in two branches. Single Channel 0 allows a single DIMM population
during system manufacturing. The options are Interleave , Sequential, Mirroring,
and Single Channel 0.
Branch 0 Rank Sparing/Branch 1 Rank Sparing
Select Enable to enable the function of memory sparing for Memory Bus Branch
0 or Branch 1. The options are Enabled and Disabled .