Atmel SAM9X25, Руководство пользователя

Страница: 972 / 1145

972
11054A–ATARM–27-Jul-11
SAM9X25
972
11054A–ATARM–27-Jul-11
SAM9X25
42.7 Analog-to-Digital Converter (ADC) User Interface
Any offset not listed in Table 42-3 must be considered as “reserved”.
Note: If an offset is not listed in the table it must be considered as “reserved”.
Table 42-3. Register Mapping
Offset Register Name Access Reset
0x00 Control Register ADC_CR Write-only –
0x04 Mode Register ADC_MR Read-write 0x00000000
0x08 Channel Sequence Register 1 ADC_SEQR1 Read-write 0x00000000
0x0C Channel Sequence Register 2 ADC_SEQR2 Read-write 0x00000000
0x10 Channel Enable Register ADC_CHER Write-only –
0x14 Channel Disable Register ADC_CHDR Write-only –
0x18 Channel Status Register ADC_CHSR Read-only 0x00000000
0x1C Reserved – – –
0x20 Last Converted Data Register ADC_LCDR Read-only 0x00000000
0x24 Interrupt Enable Register ADC_IER Write-only –
0x28 Interrupt Disable Register ADC_IDR Write-only –
0x2C Interrupt Mask Register ADC_IMR Read-only 0x00000000
0x30 Interrupt Status Register ADC_ISR Read-only 0x00000000
0x34 Reserved – – –
0x38 Reserved – – –
0x3C Overrun Status Register ADC_OVER Read-only 0x00000000
0x40 Extended Mode Register ADC_EMR Read-write 0x00000000
0x44 Compare Window Register ADC_CWR Read-write 0x00000000
0x50 Channel Data Register 0 ADC_CDR0 Read-only 0x00000000
0x54 Channel Data Register 1 ADC_CDR1 Read-only 0x00000000
... ... ... ... ...
0x78 Channel Data Register 11 ADC_CDR11 Read-only 0x00000000
0x7C - 0x90 Reserved – – –
0x98 - 0xAC Reserved – – –
0xC0 Trigger Register ADC_TRGR Read-write 0x00000000
0xC4 - 0xE0 Reserved – – –
0xE4 Write Protect Mode Register ADC_WPMR Read-write 0x00000000
0xE8 Write Protect Status Register ADC_WPSR Read-only 0x00000000
0xEC - 0xF8 Reserved – – –
0xFC Reserved – – –