ADAV4601 System Design Document
Confidential Information
Rev.1 August 2009
Analog Devices
Page 76
Address 0x010B ADI Bass Control Register (Default: 0x0062)
Table 20.
Bit No.
Bit Name
Description
Default
Bits[15:9]
Reserved
Always write as 0 if writing to this register.
0000000
Bits[8:4]
Boost value
The boost ranges from 0 dB to 31 dB and it controls the maximum dynamic
gain applied to
the algorithm.
00110
0x00 = 0 dB
0x01 = 1 dB
0x02 = 2 dB
0x03 = 3 dB
0x04 = 4 dB
0x05 = 5 dB
0x06 = 6 dB
0x07 = 7 dB
…
0x1E = 30 dB
0x1F = 31 dB
Bits[3:0]
Boost
frequency
The boost frequency ranges from 20 Hz to 320 Hz, and it designates the
center frequency
for the boosting filter. The frequency is increased in 20 Hz steps.
0010
0x0 = 20 Hz
0x1 = 40 Hz
0x2 = 60 Hz
0x3 = 80 Hz
…
0xE = 300 Hz
0xF = 320 Hz
Address 0x010C and Address 0x010D Tweeter Left Balance Control Registers (Default:
0x0080, 0x0000)
These two registers (0x010C and 0x010D) control the balance for the left tweeter output.
The balance control words are 28-bit words in twos complement and a 5.23 format. This means there are five bits to
the left of the decimal point of which the most significant bit is the sign bit.
To simplify updating the tweeter left balance control, the I
2
C address pointer auto-increments when writing and
reading. This means that the balance control register can be updated in a single I
2
C block write. Therefore, it is
recommended that the tweeter left balance control is updated using the following I
2
C write format:
<dev addr><010C><32-bit data transfer>
Note that the tweeter left balance control is a 32-bit parameter; therefore, both Register 0x010C and Register
0x010D must be written to. Writing anything less than the 32 bits to these registers will not update the parameter.
Table 21.
Bit No.
Bit Name
Description
Default
Bits[15:12]
Reserved
Always write as 0 if writing to this register.
0000
Bits[11:0]
Tweeter left balance control
register[27:0]
0x010C Bits[11:0] = tweeter left balance control
register[27:16]
000010000000
Bits [15:0]
Tweeter left balance control
register[27:0]
0x010D Bits[15:0] = tweeter left balance control
register[15:0]
0000000000000000
Содержание ADAV4601
Страница 107: ...ADAV4601 System Design Document Confidential Information Rev 1 August 2009 Analog Devices Page 107 APPENDIX D SCHEMATICS...
Страница 108: ...ADAV4601 System Design Document Confidential Information Rev 1 August 2009 Analog Devices Page 108...
Страница 109: ...ADAV4601 System Design Document Confidential Information Rev 1 August 2009 Analog Devices Page 109...
Страница 110: ...ADAV4601 System Design Document Confidential Information Rev 1 August 2009 Analog Devices Page 110...
Страница 111: ...ADAV4601 System Design Document Confidential Information Rev 1 August 2009 Analog Devices Page 111...
Страница 112: ...ADAV4601 System Design Document Confidential Information Rev 1 August 2009 Analog Devices Page 112...
