![background image](http://html1.mh-extra.com/html/amd/sp5100/sp5100_data-book_2921669057.webp)
44409
Rev.
1.70
October 10
AMD SP5100 Databook
Functional Description
57
8.5.1 Functional Blocks of RTC
The internal RTC is made of two parts: one is an analog circuit, powered by a battery VBAT, and the
other part is a digital circuit, powered by a main power VDD.
Figure 9-4
shows the block diagram of the
internal RTC.
When writing data (time, alarm or date) to the RTC directly (by passing them through BIOS routine or
operating system API calls), the application should verify that the data is in BCD format; binary mode is
not supported. The data should be valid date/time, as the validation of the data can only be performed at
the software level.
256 Bytes RAM
29- bit
Ripple
Counter
15- bit
Ripple
Counter
1Hz
32.768KHz
Analog Portion
Decode and Interface
Registers
Frequency
Divider
Alarm
RAM
Controller
Time
Update
Digital Portion
To PCI Interface
Powered by
Battery (VBAT)
Powered by Main
Power (VDD)
Figure 8-4: Block Diagram of Internal RTC
8.6
PATA Controller
The integrated parallel ATA controller contains a single channel but can be configured as primary or
secondary channel. It can be configured to operate in legacy or native IDE mode.
8.7
SATA (Serial ATA) Controller
The integrated Serial ATA controller processes host commands and transfers data between the host and
Serial ATA devices. It supports six independent Serial ATA channels. Each channel has its own Serial