MSP430G2955
MSP430G2855
MSP430G2755
SLAS800 – MARCH 2013
www.ti.com
Table 2. Terminal Functions (continued)
TERMINAL
NO.
I/O
DESCRIPTION
NAME
DA
RHA
P4.3/
General-purpose digital I/O pin
TB0.0/
Timer_B, capture: CCI0B input, compare: OUT0 output
20
18
I/O
A12/
ADC10 analog input A12
CA3
Compa, CA3 input
P4.4/
General-purpose digital I/O pin
TB0.1/
Timer_B, capture: CCI1B input, compare: OUT1 output
21
19
I/O
A13/
ADC10 analog input A13
CA4
Compa, CA4 input
P4.5/
General-purpose digital I/O pin
TB0.2/
Timer_B, compare: OUT2 output
22
20
I/O
A14/
ADC10 analog input A14
CA5
Compa, CA5 input
P4.6/
General-purpose digital I/O pin
TBOUTH/
Timer_B, switch all TB0 to TB3 outputs to high impedance
CAOUT/
23
21
I/O
Compa Output
A15/
ADC10 analog input A15
CA6
Compa, CA6 input
P4.7/
General-purpose digital I/O pinCB0
TBCLK/
Timer_B, clock signal TBCLK input
24
22
I/O
CAOUT/
Compa Output
CA7
Compa, CA7 input
RST/
Reset or nonmaskable interrupt input
7
5
I
NMI/SBWTDIO
Spy-Bi-Wire test data input/output during programming and test
TEST/
Selects test mode for JTAG pins on Port 1. The device protection fuse is
connected to TEST.
1
37
I
SBWTCK
Spy-Bi-Wire test clock input during programming and test
DV
CC
2
38, 39
Digital supply voltage
AV
CC
16
14
Analog supply voltage
DV
SS
4
1, 4
Digital ground reference
AV
SS
15
13
Analog ground reference
QFN Pad
NA
Pad
NA
QFN package pad; connection to DV
SS
recommended.
6
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links:
MSP430G2955 MSP430G2855 MSP430G2755
