MSP430F5338, MSP430F5336, MSP430F5335, MSP430F5333
SLAS721D – AUGUST 2010 – REVISED DECEMBER 2015
www.ti.com
3
Device Comparison
Table 3-1
summarizes the available family members.
Table 3-1. Family Members
(1) (2)
USCI
CHANNEL
CHANNEL
FLASH
SRAM
ADC12_A
DAC12_A
Comp_B
DEVICE
Timer_A
(3)
Timer_B
(4)
USB
I/O
PACKAGE
A:
B:
(KB)
(KB)
(Ch)
(Ch)
(Ch)
UART,
SPI, I
2
C
IrDA, SPI
12 ext,
100 PZ,
MSP430F5338
256
18
5, 3, 3
7
2
2
2
12
No
74
4 int
113 ZQW
12 ext,
100 PZ,
MSP430F5336
128
18
5, 3, 3
7
2
2
2
12
No
74
4 int
113 ZQW
12 ext,
100 PZ,
MSP430F5335
256
18
5, 3, 3
7
2
2
-
12
No
74
4 int
113 ZQW
12 ext,
100 PZ,
MSP430F5333
128
10
5, 3, 3
7
2
2
-
12
No
74
4 int
113 ZQW
(1)
For the most current package and ordering information, see the
Package Option Addendum
in
Section 8
, or see the TI website at
www.ti.com
.
(2)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/packaging
.
(3)
Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM
output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first
instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.
(4)
Each number in the sequence represents an instantiation of Timer_B with its associated number of capture/compare registers and PWM
output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first
instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.
6
Device Comparison
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links:
MSP430F5338 MSP430F5336 MSP430F5335 MSP430F5333
Summary of Contents for MSP430F5333
Page 110: ......
