Table 7-3. Pin Attributes and Pin Multiplexing (continued)
GENERAL PIN ATTRIBUTES
FUNCTION
PAD STATES
Pkg.
Pin
Pin
Alias
Use
Select
as
Wakeu
p
Source
Confi
g.
Addl.
Analo
g Mux
Muxed
With
JTAG
Dig. Pin
Mux
Config.
Reg.
Dig.
Pin
Mux
Confi
g.
Mode
Value
Signal Name
Signal
Description
Signa
l
Direct
ion
LPD
S
Hib
nRESET =
0
8
GPIO17
I/O
Yes
No
No
GPIO_PA
D_
CONFIG_1
7
(0x4402
E0E4)
0
GPIO17
GPIO
I/O
Hi-Z,
Pull,
Drive
Hi-Z,
Pull,
Drive
Hi-Z
5
UART1_RX
UART1 RX
data
I
7
GSPI_CS
General SPI
chip select
I/O
4
pDATA11
(CAM_D7)
Parallel
camera data
bit 7
I
8
SDCARD_
CMD
SD card
command line
I/O
9
GPIO12
I/O
No
No
No
GPIO_PA
D_
CONFIG_1
2
(0x4402
E0D0)
0
GPIO12
GPIO
I/O
Hi-Z,
Pull,
Drive
Hi-Z,
Pull,
Drive
Hi-Z
3
McACLK
I2S audio port
clock output
O
Hi-Z,
Pull,
Drive
4
pVS
(VSYNC)
Parallel
camera
vertical sync
I
Hi-Z,
Pull,
Drive
5
I2C_SCL
I
2
C clock
I/O
(open
drain)
Hi-Z,
Pull,
Drive
7
UART0_TX
UART0 TX
data
O
1
12
GT_CCP03
Timer capture
port
I
Hi-Z,
Pull,
Drive
10
GPIO13
I/O
Yes
No
No
GPIO_PA
D_
CONFIG_1
3
(0x4402
E0D4)
0
GPIO13
GPIO
I/O
Hi-Z,
Pull,
Drive
Hi-Z,
Pull,
Drive
Hi-Z
5
I2C_SDA
I
2
C data
I/O
(open
drain)
4
pHS
(HSYNC)
Parallel
camera
horizontal
sync
I
7
UART0_RX
UART0 RX
data
I
12
GT_CCP04
Timer capture
port
I
11
GPIO22
I/O
No
No
No
GPIO_PA
D_
CONFIG_2
2
(0x4402
E0F8)
0
GPIO22
GPIO
I/O
Hi-Z,
Pull,
Drive
Hi-Z,
Pull,
Drive
Hi-Z
7
McAFSX
I2S audio port
frame sync
O
5
GT_CCP04
Timer capture
port
I
SWRS206E – MARCH 2017 – REVISED MAY 2021
18
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: