![background image](http://html1.mh-extra.com/html/texas-instruments/ads869-series/ads869-series_manual_1095238050.webp)
SBAS686 – JULY 2015
8.5.2.2 Program Register Map
This section provides a bit-by-bit description of each program register.
Table 9. Program Register Map
REGISTER
DEFAULT
REGISTER
ADDRESS
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
VALUE
(1)
BITS[15:9]
AUTO SCAN SEQUENCING CONTROL
AUTO_SEQ_EN
01h
FFh
CH7_EN
(2)
CH6_EN
CH5_EN
CH4_EN
CH3_EN
CH2_EN
CH1_EN
CH0_EN
Channel Power Down
02h
00h
CH7_PD
CH6_PD
CH5_PD
CH4_PD
CH3_PD
CH2_PD
CH1_PD
CH0_PD
DEVICE FEATURES SELECTION CONTROL
Feature Select
03h
00h
DEV[1:0]
0
ALARM_EN0
0
SDO [2:0]
RANGE SELECT REGISTERS
Channel 0 Input Range
05h
00h
0
0
0
0
Range Select Channel 0[3:0]
Channel 1 Input Range
06h
00h
0
0
0
0
Range Select Channel 1[3:0]
Channel 2 Input Range
07h
00h
0
0
0
0
Range Select Channel 2[3:0]
Channel 3 Input Range
08h
00h
0
0
0
0
Range Select Channel 3[3:0]
Channel 4 Input Range
09h
00h
0
0
0
0
Range Select Channel 4[3:0]
Channel 5 Input Range
0Ah
00h
0
0
0
0
Range Select Channel 5[3:0]
Channel 6 Input Range
0Bh
00h
0
0
0
0
Range Select Channel 6[3:0]
Channel 7 Input Range
0Ch
00h
0
0
0
0
Range Select Channel 7[3:0]
ALARM FLAG REGISTERS (Read-Only)
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
ALARM Overview Tripped-Flag
10h
00h
Flag Ch7
Flag Ch6
Flag Ch5
Flag Ch4
Flag Ch3
Flag Ch2
Flag Ch1
Flag Ch0
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
ALARM Ch 0-3 Tripped-Flag
11h
00h
Flag Ch0 Low
Flag Ch0 High
Flag Ch1 Low
Flag Ch1 High
Flag Ch2 Low
Flag Ch2 High
Flag Ch3 Low
Flag Ch3 High
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
ALARM Ch 0-3 Active-Flag
12h
00h
Flag Ch0 Low
Flag Ch0 High
Flag Ch1 Low
Flag Ch1 High
Flag Ch2 Low
Flag Ch2 High
Flag Ch3 Low
Flag Ch3 High
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
Tripped Alarm
ALARM Ch 4-7 Tripped-Flag
13h
00h
Flag Ch4 Low
Flag Ch4 High
Flag Ch5 Low
Flag Ch5 High
Flag Ch6 Low
Flag Ch6 High
Flag Ch7 Low
Flag Ch7 High
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
Active Alarm
ALARM Ch 4-7 Active-Flag
14h
00h
Flag Ch4 Low
Flag Ch4 High
Flag Ch5 Low
Flag Ch5 High
Flag Ch6 Low
Flag Ch6 High
Flag Ch7 Low
Flag Ch7 High
(1)
All registers are reset to the default values at power-on or at device reset using the register settings method.
(2)
Shading indicates bits or registers that are not included in the 4-channel version of the device. A write operation on any of these bits or registers has no effect on device behavior. A read
operation on any of these bits or registers outputs all 1's on the SDO line.
50
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: