Tews Technologies TPMC851 User Manual Download | Manualshive

Page: 54 / 65

background image

6.2.3.4 Continuous Conversion of multiple Channels

Æ

Activate the channels to be converted and program the gain and mode of these channels in the Sequencer
Instruction RAM

Æ

Set the Sequencer Timer Register ADCSEQTIMER to 0x0000

Æ

Start the Sequencer in the Sequencer Control Register ADCSEQCONT

Æ

Read the data from the Sequencer Data RAM as needed.

Figure 6-4 : Flow: Continuous conversion of multiple channels

TPMC851 User Manual Issue 1.0.9

Page 54 of 65

«
...
52
53
54
55
56
...
»

Summary of Contents for TPMC851

Page 1: ...tifunction I O 16 bit ADC DAC TTL I O Counter Version 1 0 User Manual Issue 1 0 9 September 2014 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek Germany Phone 49 0 4101 4058 0 Fax 49 0 4101 4058...

Page 2: ...ime without notice TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein Style Conventions Hexadecimal characters are specified with...

Page 3: ...tion Clarified Sequencer Start Stop Control in ADCSEQCONT September 2006 1 5 Added note to ADC Control Register October 2006 1 0 6 New notation for HW Engineering Documentation Releases March 2009 1 0...

Page 4: ...3 1 Line Direction Register LINEDIR Offset 0x0100 27 3 2 3 2 Line Debounce Enable Register LINEDEB Offset 0x0104 28 3 2 3 3 Line Debounce Time Register LINEDBT Offset 0x0108 28 3 2 3 4 Line Input Regi...

Page 5: ...6 5 1 Input Modes 57 6 5 1 1 Timer Mode 57 6 5 1 2 Direction Count 57 6 5 1 3 Up Down Count 57 6 5 1 4 Quadrature Count 58 6 5 2 Count Modes 58 6 5 2 1 Divide by N 58 6 5 2 2 Single Cycle 58 6 5 3 Co...

Page 6: ...GISTER 17 TABLE 3 8 ADC SEQUENCER CONTROL REGISTER 19 TABLE 3 9 ADC SEQUENCER STATUS REGISTER 20 TABLE 3 10 ERROR FLAG IRQ GENERATION 20 TABLE 3 11 ADC SEQUENCER TIMER REGISTER 21 TABLE 3 12 ADC SEQUE...

Page 7: ...ABLE 4 2 PCI9030 PCI BASE ADDRESS USAGE 42 TABLE 4 3 PCI9030 LOCAL CONFIGURATION REGISTER 43 TABLE 4 4 CONFIGURATION EEPROM TPMC851 10R 44 TABLE 5 1 LOCAL BUS LITTLE BIG ENDIAN 45 TABLE 6 1 SEQUENCER...

Page 8: ...ernal event Conversion data is stored in a data RAM The 8 analog output channels are realized by eight 16 bit digital to analog converters DACs The conversion time is 10 s An operational amplifier dri...

Page 9: ...aler o Up Down count first counter input counts up second input counts down o Direction count first counter input counts second input sets count direction o Quadrature count with 1x 2x or 4x resolutio...

Page 10: ...70Vpp Calibration Data Calibration data for gain and offset correction in ID PROM Resolution 16 bit with no missing codes Conversion Time 1 25 s without channel gain change 17 25 s with channel gain...

Page 11: ...2V DC Temperature Range Operating Storage 40 C to 85 C 40 C to 85 C MTBF 330000 h MTBF values shown are based on calculation according to MIL HDBK 217F and MIL HDBK 217F Notice 2 Environment GB 20 C T...

Page 12: ...s The registers shorter than 32 bit are filled with zeros on long word read accesses Refer to chapter Big Little Endian or the following table for correct word or byte wide accesses Access Width Regis...

Page 13: ...x0110 LINEOUT Line Output Register 0x0114 LINEIEN Line Interrupt Enable Register 0x0118 LINEIST Line Interrupt Status Register 0x011C Not used 0x0120 CNTPRL Counter Preload Register 0x0124 CNTCMP Coun...

Page 14: ...disabled 1 IRQ after Settling Time enabled An interrupt will be generated after the settling time has elapsed SETTL_BUSY changes from 1 to 0 For pending interrupts and interrupt acknowledge see the AD...

Page 15: ...d gain Subsequent write accesses are ignored until the settling time has elapsed This register is developed for a word 16 bit or long word 32 bit read write access Byte accesses on this register are n...

Page 16: ...ent Full Scale Range 10V 5V 2 5 1 25 Least Significant Bit 305 2 V 152 6 V 76 2 V 38 15 V FSR 1LSB 9 999695V 4 999847V 2 499924V 1 249962V 0x7FFF Midscale 1LSB 305 2 V 152 6 V 76 2 V 38 15 V 0x0001 Mi...

Page 17: ...ates that the required settling time after a write to the CONTREG register is not yet done This bit is set by writing to the CONTREG register The bit is cleared when the required settling time has ela...

Page 18: ...he conversion is started The ADC_BUSY bit in the ADC Status Register indicates if the conversion data in the ADC Data Register is valid ADC_BUSY bit 0 It is allowed to set up a new channel gain by wri...

Page 19: ...Mode Sequencer stops immediately No DATA AV will be issued 1 Starts the Sequencer immediately R W 0 Table 3 8 ADC Sequencer Control Register If an error flag DATA_OVERFLOW_ERROR TIMER_ERROR I RAM_ERRO...

Page 20: ...Flag always reads as 0 R C 0 1 DATA OVERFLOW ERROR Data Overflow Error Flag Set by the sequencer if the last sequencer instruction is done and the Data Available Flag of the previous sequence has not...

Page 21: ...the instruction RAM Assure that the time needed to complete a sequence is suitable to the chosen sequence timer value If the sequence timer elapses while a sequence is still in progress a timer error...

Page 22: ...hannel is configured as differential channel the instruction of the associated channel is ignored see following chart or chapter Pin Assignment I O Connector for the associated channels Within a seque...

Page 23: ...x60 Channel 17 N A Input for Channel 1 0x64 Channel 18 N A Input for Channel 2 0x68 Channel 19 N A Input for Channel 3 0x6C Channel 20 N A Input for Channel 4 0x70 Channel 21 N A Input for Channel 5 0...

Page 24: ...trigger Dig I O Line 1 In the Simultaneous Update modes it is required to load the DACs with data via the DAC Data Registers This data is buffered until the trigger event on which all DACs are update...

Page 25: ...flow condition for the sequencer data RAM 1 Sequencer Data Underflow sequencer is ready for the next sequence but the user has not yet confirmed new data in sequencer data RAM 0 All DAC Data Registers...

Page 26: ...e for the sequencer timer is derived from an on board 40 MHz oscillator 3 2 2 4DAC Data Register DACDATA 1 8 Offset 0x00D0 Offset 0x00EC Bit Symbol Description Access Reset Value 31 16 Reserved Write...

Page 27: ...NEDIR0 operation R W 0 15 LINEDIR15 I O Line 15 0 TTL I O line as Input 1 TTL I O line as Output R W 0 14 LINEDIR14 I O Line 14 0 13 LINEDIR13 I O Line 13 0 12 LINEDIR12 I O Line 12 0 11 LINEDIR11 I O...

Page 28: ...ble Register For the enabled I O lines a digital debounce filter will be applied The debounce duration can be programmed in the Line Debounce Time Register LINEDBT The digital input signal must have d...

Page 29: ...readback functionality 0 TTL I O line logic low 1 TTL I O line logic high R 0 14 LINEIN14 I O Line 14 0 13 LINEIN13 I O Line 13 0 12 LINEIN12 I O Line 12 0 11 LINEIN11 I O Line 11 0 10 LINEIN10 I O L...

Page 30: ...TTL I O line logic low 1 TTL I O line logic high R W 0 14 LINEOUT14 I O Line 14 0 13 LINEOUT13 I O Line 13 0 12 LINEOUT12 I O Line 12 0 11 LINEOUT11 I O Line 11 0 10 LINEOUT10 I O Line 10 0 9 LINEOUT9...

Page 31: ...0 17 LINEIENN1 I O Line 1 0 16 LINEIENN0 I O Line 0 0 15 LINEIENP15 I O Line 15 0 Disable interrupt for positive transitions for I O line 1 Enable interrupt for positive transitions for I O line An i...

Page 32: ...ine 4 0 19 LINEISTN3 I O Line 3 0 18 LINEISTN2 I O Line 2 0 17 LINEISTN1 I O Line 1 0 16 LINEISTN0 I O Line 0 0 15 LINEISTP15 I O Line 15 Interrupt status for positive transitions Read access 0 no int...

Page 33: ...nterrupt is generated R W 1 Table 3 27 Counter Compare Register 3 2 4 3Counter Data Register CNTDATA Offset 0x0128 Bit Symbol Description Access Reset Value 31 0 CNTDATA Counter Data Register This Reg...

Page 34: ...Enable Match Interrupt 0 Match Interrupt disabled 1 Match Interrupt enabled An interrupt will be generated when the counter value matches the Counter Compare Register CNTCMP For pending interrupts an...

Page 35: ...Mode Up Internal Clock Prescaler 010 Timer Mode Down Internal Clock Prescaler 011 Direction Count I O line 2 3 100 Up Down Count I O line 2 3 101 Quadrature Count 1x I O line 2 3 110 Quadrature Count...

Page 36: ...et to 1 when the Counter Data Register is latched due to a Latch on Control This bit is cleared after a read access to the Output Register or by writing a 1 to this bit R C 0 4 DIR Count Direction Thi...

Page 37: ...Counter Write 1 to load the counter with the value of the Counter Preload Register CNTPRL This bit is cleared immediately after a write access W 0 0 RCNT Reset Counter Write 1 to reset the counter Th...

Page 38: ...gister DACSEQSTAT R 0 3 SEQ IRQ Pending ADC Sequencer Interrupt This interrupt must be acknowledged in the ADC Sequencer Status Register ADCSEQSTAT R 0 2 IRQST Pending IRQ after Settling Time This int...

Page 39: ...PCI Configuration Space The calibration data values are determined at factory and stored in this ROM space There is one Offset Error value and one Gain Error value for each ADC gain which are valid f...

Page 40: ...OffsetERROR 16 0x22 DAC Channel 5 GainERROR 16 0x24 DAC Channel 6 OffsetERROR 16 0x26 DAC Channel 6 GainERROR 16 0x28 DAC Channel 7 OffsetERROR 16 0x2A DAC Channel 7 GainERROR 16 0x2C DAC Channel 8 O...

Page 41: ...C PCI Base Address 3 for Local Address Space 1 Y FFFFFFC0 0x20 PCI Base Address 4 for Local Address Space 2 Y FFFFFFC0 0x24 PCI Base Address 5 for Local Address Space 3 Y 00000000 0x28 PCI CardBus Inf...

Page 42: ...ired PCI Expansion ROM size For example if bit 5 of a PCI Base Address Register is detected as the first bit set to 1 the PCI9030 is requesting a 32 byte space address bits 4 0 are not part of base ad...

Page 43: ...p Register Space 2 0x0000_0301 Enabled Base Address 0x0300 0x20 Local Re map Register Space 3 0x0000_0000 Not used 0x24 Local Re map Register ROM 0x0000_0000 Not used 0x28 Local Address Space 0 Descri...

Page 44: ...0x0000 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x90 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xA0 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xB0 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x...

Page 45: ...Big Endian Little Endian 32 Bit 32 Bit Byte 0 D 31 24 Byte 0 D 7 0 Byte 1 D 23 16 Byte 1 D 15 8 Byte 2 D 15 8 Byte 2 D 23 16 Byte 3 D 7 0 Byte 3 D 31 24 16 Bit upper lane 16 Bit Byte 0 D 31 24 Byte 0...

Page 46: ...indicates Big Endian and a value of 0 indicates Little Endian Use the PCI Base Address 0 Offset or PCI Base Address 1 Offset Short cut Offset Name LAS0BRD 0x28 Local Address Space 0 Bus Region Descrip...

Page 47: ...rrected by multiplying the data value with a correction factor The data correction values are obtained during factory calibration and are stored in the Calibration Data ROM 6 1 1 ADC Correction Formul...

Page 48: ...most everything is automated and the converter operation is transparent to the user Use this mode to convert all channels at specific time intervals or to always have current data available 6 2 1 Manu...

Page 49: ...s are updated Channels not enabled in the Sequencer Instruction RAM are not updated and may contain invalid data from former conversions After that the DATA_AV flag must be cleared by writing a 1 to t...

Page 50: ...quencer Time is shorter than the sequence itself not in Sequencer Continuous Mode Sequencer stops after the last instruction is done Timer Error Flag is set If enabled an interrupt request will be ass...

Page 51: ...is issued which signals that the conversion data is available in the ADCDATA Register Acknowledge the Interrupt in the ADC Status Register ADCSTAT ADC_READY 1 and read ADCDATA Figure 6 1 Flow Fastest...

Page 52: ...C Conversion Start Register ADCCONV to start the next conversion of this channel acknowledge the Interrupt in the ADC Status Register ADCSTAT ADC_IRQ 1 and read ADCDATA Figure 6 2 Flow Fastest convers...

Page 53: ...nd start the Sequencer in the Sequencer Control Register ADCSEQCONT After completion of the sequence a Sequencer Interrupt is issued which signals that the conversion data is available in the Sequence...

Page 54: ...ese channels in the Sequencer Instruction RAM Set the Sequencer Timer Register ADCSEQTIMER to 0x0000 Start the Sequencer in the Sequencer Control Register ADCSEQCONT Read the data from the Sequencer D...

Page 55: ...ta Registers don t immediately update the DACs Instead this data is buffered until a trigger event This trigger event simultaneously updates all DACs with the buffered data The Simultaneous Update Mod...

Page 56: ...e trigger signal for the DAC sequencer is available for external use on Dig I O Line 1 In this case the settings in the Line Direction Register for these I O lines LINEDIR0 resp LINEDIR1 are overridde...

Page 57: ...ode the counter uses an internal clock prescaler as input Bits Prescaler Clock frequency 00 1x 40 MHz 01 2x 20 MHz 10 4x 10 MHz 11 8x 5 MHz Table 6 4 Clock Prescaler 6 5 1 2Direction Count The counter...

Page 58: ...un until disabled The counter is loaded with the content of the preload register every time the counter creates a borrow or a carry This mode assumes that the counter counts to one direction only 6 5...

Page 59: ...the Counter Data Register It will remain latched until the Counter Data Register is read or the latch is released with the CDLT bit in the Counter Status Register 6 5 3 4Gate Mode The I O Line 4 enabl...

Page 60: ...ulse width measurement The up counter uses the internal clock prescaler at the counter s clock pin Use following formula to calculate the pulse width Pulse Width Counter Value Clock Frequency Input Mo...

Page 61: ...Register DACCONT DAC Sequencer Status Register DACSEQSTAT LINEIST Digital I O line IRQ Line Interrupt Enable Register LINEIEN Line Interrupt Status Register LINEIST CIRQ Counter control mode interrupt...

Page 62: ...ect connection of a wide range of sensors and instrumentation The maximum analog input voltage range is 10V at a gain of 1 Figure 7 1 ADC Input Wiring Make sure that all unused analog input pins are t...

Page 63: ...i state output function and an electronic protection array for ESD and overvoltage protection See the following figure for more information of electrical circuitry Figure 7 3 TTL I O Interface While p...

Page 64: ...ADC Diff 11 13 ADC SE 12 ADC Diff 12 47 ADC SE 28 ADC Diff 12 14 ADC SE 13 ADC Diff 13 48 ADC SE 29 ADC Diff 13 15 ADC SE 14 ADC Diff 14 49 ADC SE 30 ADC Diff 14 16 ADC SE 15 ADC Diff 15 50 ADC SE 31...

Page 65: ...f the sequencer is to be used these two dummy conversions are absolutely necessary If one of TEWS TECHNOLOGIES software drivers is used these two dummy conversions are already included Open Multiplexe...

Reviews:

No comments

Related manuals for TPMC851

Brand: OMA Pages: 73

Brand: latch Pages: 8

Brand: EAW Pages: 9

WIZARD ELEGANCE IP

Brand: Fasttel Pages: 14

Brand: Teac Pages: 2

CPX-AP-I-8DI-M8-3P

Brand: Festo Pages: 18

Brand: Sandstrom Pages: 32

Brand: Skytec Pages: 12

Brand: EAE Pages: 50

Brand: Goodmans Pages: 22

SE - 566 80 Habo

Brand: Fagerhult Pages: 6

Brand: Dannmar Pages: 40

Brand: Vivax Pages: 68

ONECONCEPT 10029361

Brand: Chal-tec Pages: 29

Brand: galmar Pages: 8

Brand: AmeriWater Pages: 66

Brand: Real Time Devices Pages: 45

Villa Door Station

Brand: Dahua Pages: 37

Brands by name

0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Popular brands

Load more brands