Teknor Industrial Computers PCI-993, Technical Reference Manual

Page: 71 / 204

System 6-20
6.09 SUPERVISOR UTILITIES
Component #6 on Diagram 6-2 is defined on page 6-2 as Field Programmable Gate
Array (FPGA); this memory device contains registers, one of which is described below.
TEKNOR computers utilize address space 190H, 290H or 390H (depending on the
setting of W9 jumper for I/O base address) to enable special features (see Table 6-5
below).
TABLE 6-5: Register 190H, 290H or 390H
Bit # Bit Value
(Default)
Function:
WRITE READ
0 0 Enable Watchdog
1=enable, R/W bit Same
1 1 Watchdog activate
1-0-1 to toggle, R/W bit Same
2 0 Flash VPP enable Same
3 0
Enable direction control RS-485
1=enable RS-485 only, write only
Power Detection Output or
Battery Low output
4 0 Reserved, ENWF W8 (7-8) Status
5 0 Reserved, ENWB W8 (5-6) Status
6 1 Reserved, B64/16 W8 (3-4) Status
7 0
Reserved (Video Standby)
1
W8 (1-2) Status
1
Contact TEKNOR Technical Support if a Video Standby software is required.
Not all bits are R/W. Therefore, be certain to keep a mirror image of the
register when programming it.
All bits are 0 after a hardware RESET or power up condition.
Write the values shown in the "Bit Value (Default)" column if you are unsure.