92
SuperStorage SSG-1129P-ACR10N4L User's Manual
Memory Rank Sparing
Select Enable to support memory-rank sparing to optimize memory performance. The
options are
Disable
and Enable.
Note:
This feature will not be available when memory mirror mode is set to Mirror
Mode 1LM or an AEP device is plugged in.
Multi Rank Sparing (Available when Memory Rank Sparing is set to Enable
)
Use this feature to set the multiple rank sparing number. The default setting and the
maximum is two ranks per channel. The options are One Rank and
Two Rank
.
Correctable Error Threshold
Use this item to enter the threshold value for correctable memory errors. The default
setting is
512
.
Intel Run Sure
Select Enable to use Intel Run Sure Technology which will enhance critical data protec-
tion and increase system uptime and resiliency. The options are
Disable
and Enable.
SDDC Plus One
SDDC (Single Device Data Correction) checks and corrects single-bit or multiple-bit (4-
bit max.) memory faults that affect an entire single x4 DRAM device. SDDC Plus One,
an enhanced feature to SDDC, copies data stored in a faulty DRAM device to a spare
device when an SDDC event has occurred. After the event, the SDDC+1 ECC mode
is activated to protect against any additional memory failure caused by a ‘single-bit’
error in the same memory rank. The options are
Disable
and Enable. (
Note:
SDDC
or SDDC Plus One is available when it is supported by the processors installed on
the motherboard.)
ADDDC Sparing (Adaptive Double Device Data Correction) Sparing
Select Enable for Adaptive Double Device Data Correction (ADDDC) support, which
will not only provide memory error checking and correction but will also prevent the
system from issuing a performance penalty before a device fails. Please note that
virtual lockstep mode will only start to work for ADDDC after a faulty DRAM module is
spared. The options are Disable and
Enable
.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected in a memory module and send the corrections to the requestor (the original
source). When this feature is set to Enable, the IO hub will read and write back one
cache line every 16K cycles if there is no delay caused by internal processing. By us-
ing this method, roughly 64 GB of memory behind the IO hub will be scrubbed every
day. The options are Disable and
Enable
.
Patrol Scrub Interval
Use this item to specify the number of hours (between 0 to 24) required for the sys-
tem to complete a full patrol scrubbing. Enter 0 for patrol scrubbing to be performed
automatically. The default setting is
24
.
Note:
This feature is hidden when Patrol Scrub is set to Disable.
