![Renesas RZ/G1M User Manual Download Page 128](http://html.mh-extra.com/html/renesas/rz-g1m/rz-g1m_user-manual_1440528128.webp)
RZ/G1M
5. Pin Function Controller (PFC)
R01UH0626EJ0100 Rev.1.00
5-37
Sep 30,2016
5.3.24
Peripheral Function Select Register 14 (IPSR14)
Function: IPSR14 selects the functions of the multiplexed LSI pins.
Bit:
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
IP14
[31]
IP14
[30]
IP14
[29]
IP14
[28]
IP14
[27]
IP14
[26]
IP14
[25]
IP14
[24]
IP14
[23]
IP14
[22]
IP14
[21]
IP14
[20]
IP14
[19]
IP14
[18]
IP14
[17]
IP14
[16]
Initial
value:
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R/W:
R/W R/W R/W R/W R/W R/W
R/W
R/W
R/W
R/W
R/W
R/W R/W R/W R/W
R/W
Bit:
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
IP14
[15]
IP14
[14]
IP14
[13]
IP14
[12]
IP14
[11]
IP14
[10]
IP14
[9]
IP14
[8]
IP14
[7]
IP14
[6]
IP14
[5]
IP14
[4]
IP14
[3]
IP14
[2]
IP14
[1]
IP14
[0]
Initial
value:
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R/W:
R/W R/W R/W R/W R/W R/W
R/W
R/W
R/W
R/W
R/W
R/W R/W R/W R/W
R/W
Bit Initial
Value
R/W
Description
31 to 0
H'0000 0000
R/W
The functions of the LSI pins are selected according to the table below.
Note: To enable this register to be set, appropriately set the multiplexed pin setting mask register (PMMR) immediately
before setting this register.
Bit Name
Function 1
(Set Value
= H'0)
Function 2
(Set Value
= H'1)
Function 3
(Set Value
= H'2)
Function 4
(Set Value
= H'3)
Function 5
(Set Value
= H'4)
Function 6
(Set Value
= H'5)
Function 7
(Set Value
= H'6)
Others
(Set Value =
H'7 to H'F)
IP14[1:0]
SD2_WP
PWM1_B
I2C1_SDA_C
— — —
—
—
IP14[2]
SD3_CLK
MMC_CLK
—
— — —
—
—
IP14[3]
SD3_CMD
MMC_CMD
—
— — —
—
—
IP14[4]
SD3_DATA0
MMC_D0
—
— — —
—
—
IP14[5]
SD3_DATA1
MMC_D1
—
— — —
—
—
IP14[6]
SD3_DATA2
MMC_D2
—
— — —
—
—
IP14[7]
SD3_DATA3
MMC_D3
—
— — —
—
—
IP14[10:8] SD3_CD
MMC_D4
IIC1_SCL_C
TX5_B SCIFA5_TXD_C
— — —
IP14[13:11] SD3_WP
MMC_D5
IIC1_SDA_C
RX5_B SCIFA5_RXD_C
— — —
IP14[16:14] MSIOF0_SCK
RX2_C
—
—
VI1_CLK_C
VI1_G0_B
—
—
IP14[19:17] MSIOF0_SYNC TX2_C
—
—
VI1_CLKENB_C VI1_G1_B
—
—
IP14[22:20] MSIOF0_TXD
—
—
VI1_FIELD_C
VI1_G2_B
— — —
IP14[25:23]
MSIOF0_RXD
—
—
VI1_DATA0_C
VI1_G3_B
— — —
IP14[28:26] MSIOF0_SS1
MMC_D6
—
TX0_E VI1_HSYNC#_C
IIC0_SCL_C
VI1_G4_B
—
IP14[31:29] MSIOF0_SS2
MMC_D7
—
RX0_E VI1_VSYNC#_C
IIC0_SDA_C
VI1_G5_B
—
Legend:
—
Setting
prohibited
Summary of Contents for RZ/G1M
Page 184: ...RZ G1M R01UH0626EJ0100 ...