![Quectel Smart Module Series Hardware Design Download Page 61](http://html1.mh-extra.com/html/quectel/smart-module-series/smart-module-series_hardware-design_3780024061.webp)
Smart Module Series
SA800U-WF Hardware Design
SA800U-WF_Hardware_Design 60 / 106
1.
1)
Wakeup: Interrupt pins that can wake up the system.
2. For more details about GPIO configuration, see
document [2]
.
3.14. I2C Interfaces
SA800U-WF provides six groups of I2C interfaces. As an open drain output, each I2C interface should be
pulled up to 1.8 V. CCI_I2C bus is controlled by Linux Kernel code and supports connection to video
output related devices. SSC_I2C only supports connection to
sensor which is dedicated to support
low-power and always-on use cases.
Table 17: Pin Definition of I2C Interfaces
GPIO_135
J2-134
DIO
General-purpose input/output
Pin Name
Pin No.
I/O
Description
Comment
TP_I2C_SCL
J2-44
OD
TP I2C clock
Used for touch panel.
TP_I2C_SDA
J2-46
OD
TP I2C data
I2C4_SDA
J2-4
OD
I2C4 data
I2C4_SCL
J2-6
OD
I2C4 clock
I2C10_SCL
J2-75
OD
I2C10 clock
I2C10_SDA
J2-77
OD
I2C10 data
CCI0_I2C_SCL
J1-142
OD
CCI0 I2C clock
Used for video output devices.
CCI0_I2C_SDA
J1-144
OD
CCI0 I2C data
CCI1_I2C_SDA
J1-146
OD
CCI1 I2C data
CCI1_I2C_SCL
J1-148
OD
CC1 I2C clock
SSC_I2C1_SDA
J2-8
OD
Sensor core I2C1 data
Used for external sensors.
SSC_I2C1_SCL
J2-10
OD
Sensor core I2C1 clock
NOTES