
NT5D33 and NT5D34 Lineside E1 Interface cards
Page 301 of 906
Circuit Card
Description and Installation
Figure 52
Display Configuration (D C) screen
Alarm operation and reporting
The MMI monitors the E1 link according to parameters established through
the Set Alarm command for the following conditions:
•
Excessive bit error rate
•
Frame slip errors
•
Out of frame condition
•
Loss of signal condition
•
Blue alarm (AIS) condition
Descriptions of the excessive bit error rate and frame slip errors conditions
are found in “Configuring parameters” on page 290. Bit errors activate either
a level 1 or level 2 alarm. The remaining conditions, when detected, always
cause the system to activate a level 2 alarm.
An out-of-frame condition will be declared if 3 consecutive frame bits are in
error. If this condition occurs, the hardware immediately attempts to reframe.
During the reframe time, the E1 link is declared out-of-frame, and silence is
sent on all receive timeslots.
A loss of signal condition is declared if a full frame (255 bits) of consecutive
zeros has been detected at the receive inputs. If this condition occurs, the E1
link automatically attempts to resynchronize with the far-end. If this
condition lasts for more than two seconds, a level 2 alarm is declared, and
silence is sent on all receive timeslots. The alarm is cleared if, after two
LEI S/N 1103 Software Version 1.01 3/03/95 1:50
Alarms Enabled: YES
Self Clearing Enabled: YES
Alarm Level 1 threshold value: E-7 Threshold duration (in
seconds): 10
Alarm Level 2 threshold value: E-5 Threshold duration (in
seconds): 1
Frame slips alarm level threshold: 5 Threshold duration (in hours)
2
Current dip switch S1 settings (S1..S8) On Off Off On Off Off Off On
Current dip switch S2 settings (S1..S8) On Off On Off Off Off On Off
Summary of Contents for Circuit Card
Page 2: ......
Page 4: ...Page 4 of 906 Revision history 553 3001 211 Standard 3 00 August 2005...
Page 18: ...Page 18 of 906 Contents 553 3001 211 Standard 3 00 August 2005...
Page 78: ...Page 78 of 906 Overview 553 3001 211 Standard 3 00 August 2005...
Page 100: ...Page 100 of 906 Acceptance tests 553 3001 211 Standard 3 00 August 2005...
Page 156: ...Page 156 of 906 Option settings 553 3001 211 Standard 3 00 August 2005...
Page 192: ...Page 192 of 906 NT4N39AA CP Pentium IV Card 553 3001 211 Standard 3 00 August 2005...
Page 378: ...Page 378 of 906 NT5K21 XMFC MFE card 553 3001 211 Standard 3 00 August 2005...
Page 384: ...Page 384 of 906 NT6D70 SILC Line card 553 3001 211 Standard 3 00 August 2005...
Page 388: ...Page 388 of 906 NT6D71 UILC Line card 553 3001 211 Standard 3 00 August 2005...
Page 544: ...Page 544 of 906 NT8D02 and NTDK16 Digital Line cards 553 3001 211 Standard 3 00 August 2005...
Page 546: ...Page 546 of 906 NT8D03 Analog Line card 553 3001 211 Standard 3 00 August 2005...
Page 564: ...Page 564 of 906 NT8D09 Analog Message Waiting Line card 553 3001 211 Standard 3 00 August 2005...
Page 626: ...Page 626 of 906 NT8D14 Universal Trunk card 553 3001 211 Standard 3 00 August 2005...
Page 720: ...Page 720 of 906 NTAK09 1 5 Mb DTI PRI card 553 3001 211 Standard 3 00 August 2005...
Page 734: ...Page 734 of 906 NTAK10 2 0 Mb DTI card 553 3001 211 Standard 3 00 August 2005...
Page 744: ...Page 744 of 906 NTAK20 Clock Controller daughterboard 553 3001 211 Standard 3 00 August 2005...
Page 762: ...Page 762 of 906 NTAK79 2 0 Mb PRI card 553 3001 211 Standard 3 00 August 2005...
Page 772: ...Page 772 of 906 NTBK22 MISP card 553 3001 211 Standard 3 00 August 2005...
Page 844: ...Page 844 of 906 NTVQ01xx Media Card 553 3001 211 Standard 3 00 August 2005...
Page 850: ...Page 850 of 906 NTVQ55AA ITG Pentium card 553 3001 211 Standard 3 00 August 2005...
Page 884: ...Page 884 of 906 QPC841 Quad Serial Data Interface card 553 3001 211 Standard 3 00 August 2005...
Page 907: ......