
3
Table 1. MAX3421E HOST Registers (Host Bit = 1)
Reg
Name
b7
b6
b5
b4
b3
b2
b1
b0
acc
R0
—
0 0 0 0 0 0 0 0
—
R1
b7 b6 b5 b4 b3 b2 b1 b0
RSC
R2
b7 b6 b5 b4 b3 b2 b1 b0
RSC
R3 —
0 0 0 0 0 0 0 0
—
R4
b7 b6 b5 b4 b3 b2 b1 b0
RSC
R5 —
0 0 0 0 0 0 0 0
RSC
R6
0 b6 b5 b4 b3 b2 b1 b0
RSC
R7
0 b6 b5 b4 b3 b2 b1 b0
—
R8 —
0 0 0 0 0 0 0 0
—
R9 —
0 0 0 0 0 0 0 0
—
R10 —
0 0 0 0 0 0 0 0
—
R11 —
0 0 0 0 0 0 0 0
—
R12 —
0 0 0 0 0 0 0 0
RSC
R13
USBIRQ
0
0 0 0 0
RC
R14
USBIEN
0
0 0 0 0
RSC
R15
USBCTL
0 0
0 0 0 0
RSC
R16
CPUCTL
0 0 0 0 0
RSC
R17
PINCTL
0 0 0
RSC
R18
b7 b6 b5 b4 b3 b2 b1 b0
R
R19
—
0 0 0 0 0 0 0 0
—
R20
IOPINS1
RSC
R21
IOPINS2
RSC
R22
GPINIRQ7 GPINIRQ6 GPINIRQ5 GPINIRQ4 GPINIRQ3 GPINIRQ2 GPINIRQ1 GPINIRQ0 RC
R23
GPINIEN7 GPINIEN6 GPINIEN5 GPINIEN4 GPINIEN3 GPINIEN2 GPINIEN1 GPINIEN0 RSC
R24
L
GPINPOL7 GPINPOL6 GPINPOL5 GPINPOL4 GPINPOL3 GPINPOL2 GPINPOL1 GPINPOL0 RSC
R25
HIRQ
RC
R26
HIEN
RSC
R27
MODE
RSC
R28
0 b6 b5 b4 b3 b2 b1 b0
RSC
R29
HCTL
LS
R30
HS ISO
OUTNIN
SETUP
EP3 EP2 EP1 EP0
LS
R31
SNDTOGRD
RCVTOGRD
HRSLT3 HRSLT2 HRSLT1 HRSLT0 R
Setting the HOST bit (R27 bit 0) to 1 changes the MAX3420E register map in three ways. It redefines registers R0 through R7, clears
certain bits that do not apply to host operation, and adds registers 25, 26, and 28 through 31. Bits shown with 0 in
Table 1
above
should be written with 0 in host mode. For clarity, the unused peripheral registers and bits are shown with zeros.