Intel S2600IP, Technical Product Specification

Page: 64 / 186

Platform Management OverviewIntel® Server Board S2600IP and Intel® Workstation Board W2600CR TPS
50 Revision 1.1
Intel order number G34153-003

Six general-purpose timers

Interrupt controller

Multiple Serial Peripheral Interface (SPI) flash interfaces

NAND/Memory interface

Sixteen mailbox registers for communication between the BMC and host

LPC ROM interface

BMC watchdog timer capability

SD/MMC card controller with DMA support

LED support with programmable blink rate controls on GPIOs

Port 80h snooping capability

Secondary Service Processor (SSP), which provides the HW capability of offloading time
critical processing tasks from the main ARM core.
Emulex* Pilot III contains an integrated SIO, KVMS subsystem and graphics controller with the
following features:
4.1.3.1.1 Super I/O (SIO)
The BMC integrates a super I/O module with the following features:

Keyboard Style/BT interface for BMC support

Two Fully Functional Serial Ports, compatible with the 16C550

Serial IRQ Support

Up to 16 Shared GPIO available for host processor

Programmable Wake-up Event Support

Plug and Play Register Set

Power Supply Control
4.1.3.1.2 Graphics Controller
The graphics controller provides the following features:

Integrated Graphics Core with 2D Hardware accelerator

High speed Integrated 24-bit RAMDAC
DDR-2/3 memory interface with 16Mbytes of memory allocated and reported for
graphics memory.
4.1.3.1.3 Remote Keyboard, Video, Mouse, and Storage (KVMS )
The Integrated BMC contains a remote KVMS subsystem with the following features:

USB 2.0 interface for Keyboard, Mouse and Remote storage such as CD/DVD ROM and
floppy

USB 1.1/USB 2.0 interface for PS2 to USB bridging, remote Keyboard and Mouse

Hardware Based Video Compression and Redirection Logic

Supports both text and Graphics redirection

Hardware assisted Video redirection using the Frame Processing Engine

Direct interface to the Integrated Graphics Controller registers and Frame buffer

Hardware-based encryption engine