
IMBA-X9654 ATX Motherboard
Page 18
encoding; the port supports a maximum theoretical bandwidth of 40 Gb/s in each direction.
Some of the features are listed below.
One, 16-lane PCIe port intended for graphics attach, compatible to the PCI
Express* Base Specification revision 1.1a.
PCI Express frequency of 1.25 GHz resulting in 2.5 Gb/s each direction
Raw bit-rate on the data pins of 2.5 Gb/s results in a real bandwidth per pair of
250 MB/s given the 8b/10b encoding used to transmit data across this
interface
Maximum theoretical realized bandwidth on the interface of 4 GB/s in each
direction simultaneously, for an aggregate of 8 GB/s when x16.
PCI Express* Graphics Extended Configuration Space. The first 256 bytes of
configuration space alias directly to the PCI Compatibility configuration space.
The remaining portion of the fixed 4-KB block of memory-mapped space
above that (starting at 100h) is known as extended configuration space.
PCI Express Enhanced Addressing Mechanism. Accessing the device
configuration pace in a flat memory mapped fashion.
Automatic discovery, negotiation, and training of link out of reset
Supports traditional PCI style traffic (asynchronous snooped, PCI ordering)
Supports traditional AGP style traffic (asynchronous non-snooped, PCI
Express relaxed ordering)
Hierarchical PCI-compliant configuration mechanism for downstream devices
(i.e., normal PCI 2.3 Configuration space as a PCI-to-PCI bridge)
Supports “static” lane numbering reversal. This method of lane reversal is
controlled by a Hardware Reset strap, and reverses both the receivers and
transmitters for all lanes (e.g., TX[15]->TX[0], RX[15]->RX[0]). This method is
transparent to all external devices and is different than lane reversal as
defined in the PCI Express Specification. In particular, link initialization is not
affected by static lane reversal.
2.4.4 Intel
®
Q965 Direct Media Interface (DMI)
Intel
®
Q965 northbridge GMCH is connected to the Intel
®
ICH8DO Southbridge Chipset
through the chip-to-chip Direct Media Interface (DMI). Features of the Intel
®
Q965 DMI are
listed below:
Summary of Contents for IMBA-X9654
Page 1: ...IMBA X9654 ATX Motherboard Page i IMBA X9654 ATX Motherboard...
Page 19: ...IMBA X9654 ATX Motherboard Page 1 1 Introduction Chapter 1...
Page 26: ...IMBA X9654 ATX Motherboard Page 8 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 27: ...IMBA X9654 ATX Motherboard Page 9 2 Detailed Specifications Chapter 2...
Page 30: ...IMBA X9654 ATX Motherboard Page 12 Figure 2 3 Data Flow Block Diagram...
Page 52: ...IMBA X9654 ATX Motherboard Page 34 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 53: ...IMBA X9654 ATX Motherboard Page 35 3 Unpacking Chapter 3...
Page 59: ...IMBA X9654 ATX Motherboard Page 41 4 Connector Pinouts Chapter 4...
Page 99: ...IMBA X9654 ATX Motherboard Page 81 5 Installation Chapter 5...
Page 134: ...IMBA X9654 ATX Motherboard Page 116 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 135: ...IMBA X9654 ATX Motherboard Page 117 6 BIOS Screens Chapter 6...
Page 177: ...IMBA X9654 ATX Motherboard Page 159 BIOS Menu 17 PCI PnP Configuration...
Page 197: ...IMBA X9654 ATX Motherboard Page 179 7 Driver Installation Chapter 7...
Page 229: ...IMBA X9654 ATX Motherboard Page 211 A BIOS Options Appendix A...
Page 234: ...IMBA X9654 ATX Motherboard Page 216 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 235: ...IMBA X9654 ATX Motherboard Page 217 B DIO Interface Appendix B...
Page 238: ...IMBA X9654 ATX Motherboard Page 220 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 239: ...IMBA X9654 ATX Motherboard Page 221 C Watchdog Timer Appendix C...
Page 242: ...IMBA X9654 ATX Motherboard Page 224 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 243: ...IMBA X9654 ATX Motherboard Page 225 D Address Mapping Appendix D...
Page 246: ...IMBA X9654 ATX Motherboard Page 228 THIS PAGE IS INTENTIONALLY LEFT BLANK...
Page 247: ...IMBA X9654 ATX Motherboard Page 229 E Intel Matrix Storage Manager Appendix E...