36
ICS1890
Pin Descriptions
Signal
Meaning
Signal
Meaning
TXCLK*
TXEN*
TXD3*
TXD2*
TXD1*
TXD0*
TXER*
RXCLK*
RXDV*
RXD3
RXD2*
RXD1*
RXD0*
RXER*
CRS*
COL*
MDC
MDIO
REF_IN
REF_OUT
TP_TX+
TP_TX-
TP_RX+
TP_RX-
10TCSR
100TCSR
Transmit Clock
Transmit Enable
Transmit Data 3
Transmit Data 2
Transmit Data 1
Transmit Data 0
Transmit Error
Receive Clock
Receive Data Valid
Receive Data 3
Receive Data 2
Receive Data 1
Receive Data 0
Receive Error
Carrier Sense
Collision Detect
Management Data Clock
Management Data Input/Output
Frequency reference
Frequency reference
Twisted Pair Transmit Data+
Twisted Pair Transmit Data-
Twisted Pair Receive Data+
Twisted Pair Receive Data-
10M transmit Current Set Resistor
100M Transmit Current Set Resistor
NOD/REP
MII/SI
10/LP
HW/SW
10/100SEL
DPXSEL
ANSEL
ITCLS~
TPTRI
RXTRI
LSTA*
LOCK
RESET~
P4RD
PSTD
P2LI
P1CL
P0AC
NC
VDD
VSS
Node/Repeater Mode
MII Data/Stream Interface
10M Serial/Link Pulse Interface
Hardware/Software Priority
10/100 Select
Duplex Select
Auto-Negotiation Select
Invert Transmit Clock Latching Setting
Twisted Pair Tristate
Receive MAC-PHY Interface Tristate
Link Status
Cipher Lock
System Reset
PHY ID 4/Receive data LED
PHY ID 3/Transmit data LED
PHY ID 2/Link Integrity LED
PHY ID 1/Collision det LED
PHY ID 0/Activity LED
5 No Connect Pins
8 VDD Pins
7 VSS Pins
*Re-defined for other MAC-PYY interfaces
Summary of Contents for PHYceiver ICS1890
Page 49: ...49 ICS1890 Pin Configuration...