22
•
Part I: PC2-CamLink Board
PC2-CamLink User's Manual
Data Port
Sequencer
ILUT
Window
YCrCb
Engine
y
y
y
Camera
Camera
Control
y
y
y
y
y
Supports EXSYNC and PRIN camera control signals
2 Opto or 2 LVDS frame trigger inputs
Shaft-Encoder LVDS inputs
Serial Port
y
y
1 Base CameraLink, areascan or line scan
1 or 2 channel(s)
8 to 16-bit per pixel
1 LUT for each CameraLink port
Generator
Creates region of interest (ROI)
Optionally converts to 16-bit padded YCrCb for display
y
Scatter/gather engine that grabs into host logical memory
minimizing CPU usage
y
32-bit/33 MHz high-speed PCI interface (5V and 3.3V)
PCI
Controller
To PCI bus
y
y
1 or 2 channel(s)
Optional truncation to 8-bit
Figure 1: Flow Diagram
Summary of Contents for PC2-CamLink
Page 7: ...PC2 CamLink User s Manual Part I PC2 CamLink Board 3 Part I PC2 CamLink Board ...
Page 8: ...4 Part I PC2 CamLink Board PC2 CamLink User s Manual ...
Page 10: ...6 Part I PC2 CamLink Board PC2 CamLink User s Manual EC FCC Certificate of Conformity ...
Page 83: ...PC2 CamLink User s Manual Part I PC2 CamLink Board 79 ...
Page 84: ......
Page 85: ...PC2 CamLink User s Manual Part II Sapera LT 81 Part II Sapera LT ...
Page 86: ...82 Part II Sapera LT PC2 CamLink User s Manual ...
Page 105: ...PC2 CamLink User s Manual Part III IFC 101 Part III IFC ...
Page 106: ...102 Part III IFC PC2 CamLink User s Manual ...
Page 116: ...112 Part III IFC PC2 CamLink User s Manual ...
Page 118: ...114 Part IV Troubleshooting and Support PC2 CamLink User s Manual ...
Page 130: ...126 Glossary of Terms PC2 CamLink User s Manual ...