AMD Am186 ES, User Manual, Page: 124 / 192

Interrupt Control Unit 7-36
7.4.10 Interrupt Vector Register
(INTVEC, Offset 20h)
(Slave Mode)
Vector generation in slave mode is exactly like that of an 8259A or 82C59A slave. The
interrupt controller generates an 8-bit interrupt type that the CPU shifts left two bits
(multiplies by four) to generate an offset into the interrupt vector table.
Figure 7-25 Interrupt Vector Register
The INTVEC register is undefined on reset.
Bits 15–8: Reserved—Read as 0.
Bits 7–3: Interrupt Type (T4–T0)—Sets the five most significant bits of the interrupt types
for the internal interrupt type. The interrupt controller itself provides the lower three bits of
the interrupt type, as determined by the priority level of the interrupt request. See
Table 7-5 on page 7-28.
Bits 2–0: Reserved—Read as 0.
15
7 0
0 0 0 0 0 0 0 0 0 0 0 T4–T0