![ABB ret650 Applications Manual Download Page 261](http://html1.mh-extra.com/html/abb/ret650/ret650_applications-manual_3466772261.webp)
IEC09000695_2_en.vsd
IEC09000695 V2 EN-US
Figure 93:
Example designation, serial execution number and cycle time for
logic function
The execution of different function blocks within the same cycle is determined by
the order of their serial execution numbers. Always remember this when
connecting two or more logical function blocks in series.
Always be careful when connecting function blocks with a fast
cycle time to function blocks with a slow cycle time.
Remember to design the logic circuits carefully and always check
the execution sequence for different functions. In other cases,
additional time delays must be introduced into the logic schemes to
prevent errors, for example, race between functions.
12.7
Fixed signal function block FXDSIGN
IP15080-1 v2
12.7.1
Identification
SEMOD167904-2 v2
Function description
IEC 61850
identification
IEC 60617
identification
ANSI/IEEE C37.2
device number
Fixed signals
FXDSIGN
-
-
12.7.2
Application
M15322-3 v12
The Fixed signals function (FXDSIGN) has nine pre-set (fixed) signals that can be
used in the configuration of an IED, either for forcing the unused inputs in other
function blocks to a certain level/value, or for creating certain logic. Boolean,
integer, floating point, string types of signals are available.
One FXDSIGN function block is included in all IEDs.
1MRK 504 169-UEN A
Section 12
Logic
Transformer protection RET650 2.2 IEC
255
Application manual
Summary of Contents for ret650
Page 1: ...RELION 650 SERIES Transformer protection RET650 Version 2 2 Application manual...
Page 2: ......
Page 28: ...22...
Page 38: ...32...
Page 42: ...36...
Page 80: ...74...
Page 168: ...162...
Page 174: ...168...
Page 250: ...244...
Page 346: ...340...
Page 366: ...360...
Page 390: ...384...
Page 391: ...385...