PulseTime
Ondelay
Output 1
PulseTime
Ondelay
Output 2
PulseTime
Ondelay
Output 3
Input 17
Input 32
Input 1
Input 16
IEC09000612_2_en.vsd
³
1
³
1
³
1
³
1
&
&
&
&
&
&
ModeOutput1=Pulsed
³
1
ModeOutput2=Pulsed
³
1
ModeOutput3=Pulsed
t
t
t
Offdelay
t
t
t
t
Offdelay
t
Offdelay
t
IEC09000612 V2 EN
Figure 122:
Trip matrix internal logic
Output signals from TMAGGIO are typically connected to other logic blocks or
directly to output contacts in the IED. When used for direct tripping of the circuit
breaker(s) the pulse time delay shall be set to approximately 0.150 seconds in order to
obtain satisfactory minimum duration of the trip pulse to the circuit breaker trip coils.
11.3
Configurable logic blocks
11.3.1
Standard configurable logic blocks
11.3.1.1
Functionality
A number of logic blocks and timers are available for the user to adapt the
configuration to the specific application needs.
•
OR
function block. Each block has 6 inputs and two outputs where one is
inverted.
•
INVERTER
function blocks that inverts the input signal.
1MRK 505 288-UEN A
Section 11
Logic
279
Technical manual
Summary of Contents for Relion 650 Series REB650
Page 1: ...Relion 650 series Busbar protection REB650 Technical manual ...
Page 2: ......
Page 36: ...30 ...
Page 44: ...38 ...
Page 58: ...52 ...
Page 80: ...74 ...
Page 84: ...78 ...
Page 152: ...146 ...
Page 278: ...272 ...
Page 316: ...310 ...
Page 432: ...426 ...
Page 504: ...498 ...
Page 518: ...512 ...
Page 566: ...560 ...
Page 567: ...561 ...