Xilinx LogiCORE IP, Руководство пользователя

Страница: 47 / 102

Video Scaler v4.0 User Guide www.xilinx.com 47
UG805 March 1, 2011
Examples of Coefficient Set Generation and Loading
Example 2: Num_h_taps = num_v_taps = 8;
max_phases = 5, 6, 7 or 8 ; num_h_phases = num_v_phases = 4
If the
max_phases
parameter is greater than the number of phases in the set being loaded,
load default coefficients into the unused locations. Example 2 is an extended version of
Example 1 to show this.
Table 8-4 shows the same 4-phase coefficient set loaded into the
scaler when
num_h_phases
= 4,
num_v_phases
= 4 and
max_phases
is greater than
4 (
max_phases
= 5, 6, 7 or 8,
num_h_taps
= 8,
num_v_taps
= 8).
Note that:
1. If
max_phases
is not equal to an integer power of 2, then the number of phases to be
loaded is rounded up to the next integer power of 2. See Example 2 ( Table 8-4 ). Unused
phases should be loaded with zeros.
2. The number of values loaded per phase is not rounded to the nearest power of 2. See
Example 3 ( Table 8-7 ).
Table 8-4: Example 2 Coefficient Set Download Format
Horizontal Filter Coefficients for Luma Horizontal Filter Coefficients for Chroma
Load
Sequence
Number
Value
Calculation
Ph= Phase #, T= Tap #
Load
Sequence
Number
Value
Calculation
Ph= Phase #, T= Tap #
Phase 0
1 0x00000000 (Ph0 T1 << 16) | Ph0 T0 33 0x00000000 (Ph0 T1 << 16) | Ph0 T0
Phase 0
2 0x00000000 (Ph0 T3 << 16) | Ph0 T2 34 0x00000000 (Ph0 T3 << 16) | Ph0 T2
3 0x00004000 (Ph0 T5 << 16) | Ph0 T4 35 0x00004000 (Ph0 T5 << 16) | Ph0 T4
4 0x00000000 (Ph0 T7 << 16) | Ph0 T6 36 0x00000000 (Ph0 T7 << 16) | Ph0 T6
Phase 1
5 0x058CFBEF (Ph1 T1 << 16) | Ph1 T0 37 0x058CFBEF (Ph1 T1 << 16) | Ph1 T0
Phase 1
6 0x1457F749 (Ph1 T3 << 16) | Ph1 T2 38 0x1457F749 (Ph1 T3 << 16) | Ph1 T2
7 0xF3CC3D04 (Ph1 T5 << 16) | Ph1 T4 39 0xF3CC3D04 (Ph1 T5 << 16) | Ph1 T4
8 0xFB4E06C8 (Ph1 T7 << 16) | Ph1 T6 40 0xFB4E06C8 (Ph1 T7 << 16) | Ph1 T6
Phase 2
9 0x08D8F9AF (Ph2 T1 << 16) | Ph2 T0 41 0x08D8F9AF (Ph2 T1 << 16) | Ph2 T0
Phase 2
10 0x2C36F143 (Ph2 T3 << 16) | Ph2 T2 42 0x2C36F143 (Ph2 T3 << 16) | Ph2 T2
11 0xF1432C36 (Ph2 T5 << 16) | Ph2 T4 43 0xF1432C36 (Ph2 T5 << 16) | Ph2 T4
12 0xF9AF08D8 (Ph2 T7 << 16) | Ph2 T6 44 0xF9AF08D8 (Ph2 T7 << 16) | Ph2 T6
Phase 3
13 0x06C8FB4E (Ph3 T1 << 16) | Ph3 T0 45 0x06C8FB4E (Ph3 T1 << 16) | Ph3 T0
Phase 3
14 0x3D04F3CC (Ph3 T3 << 16) | Ph3 T2 46 0x3D04F3CC (Ph3 T3 << 16) | Ph3 T2
15 0xF7491457 (Ph3 T5 << 16) | Ph3 T4 47 0xF7491457 (Ph3 T5 << 16) | Ph3 T4
16 0xFBEF058C (Ph3 T7 << 16) | Ph3 T6 48 0xFBEF058C (Ph3 T7 << 16) | Ph3 T6
Phase 4
17 0x00000000 N/A Dummy coef 49 0x00000000 N/A Dummy coef
Phase 4
18 0x00000000 N/A Dummy coef 50 0x00000000 N/A Dummy coef
19 0x00000000 N/A Dummy coef 51 0x00000000 N/A Dummy coef
20 0x00000000 N/A Dummy coef 52 0x00000000 N/A Dummy coef