![Xilinx LogiCORE IP Скачать руководство пользователя страница 37](http://html2.mh-extra.com/html/xilinx/logicore-ip/logicore-ip_user-manual_3378198037.webp)
Video Scaler v4.0 User Guide
www.xilinx.com
37
UG805 March 1, 2011
Interrupts
2.
Copy the /pcores/axi_scaler_v4_00_a sub-directory from the CORE Generator
database to the /pcores directory in your EDK project repository.
All VHDL files are encrypted.
Do not attempt to modify these files
.
Parameter Modification in CORE Generator
When "EDK pCore" is selected in the CORE Generator GUI, all parameters are greyed-out.
The user must use the EDK GUI to parameterize the core.
Scaler Software Driver
All files provided by CORE Generator software under the drivers directory are tested SW
drivers for the video scaler. They are unencrypted c-code which you may adapt for your
own environment. This is intended for a memory-mapped system. The register map for the
scaler registers is given in
Appendix B, “Programmer Guide.”
Coefficient Delivery for EDK pCore Interface
Delivery of coefficients to the hardware core is achieved exactly as is described for the GPP
Interface (see
Chapter 8, “Coefficients,”
for full details). However, the pCore wrapper and
software driver mask you from the detail described.
Interrupts
There are six interrupts:
1.
intr_output_frame_done
– Issued once per complete output frame.
2.
intr_reg_update_done
– Issued during Vertical blanking when the register values
have been transferred to the active registers.
3.
intr_input_error
– Issued if
active_video_in
is asserted before the scaler is ready
to receive a new line.
4.
intr_output_error
– Issued if frame period completes before full output frame has been
delivered.
5.
intr_coef_wr_error
– Issued if coefficient is written into coefficient FIFO when the
FIFO is not ready.
6.
intr_coef_fifo_rdy
– High when the coefficient FIFO is ready to receive a coefficient for
the current set; stays low once a full set has been written into FIFO; sent high during
Vertical blanking.
7.
intr_coef_mem_rdbk_rdy
- Sent low after CoefMemRdEn (control register bit (3)) is
written low. Two frames after CoefMemRdEn is written high, this signal is driven high
again.
In
GPP mode
, all seven interrupts are active.
In
Constant mode
, only
intr_input_error
,
intr_output_error
and
intr_output_frame_done
are active.
Содержание LogiCORE IP
Страница 1: ...LogiCORE IP Video Scaler v4 0 User Guide UG805 March 1 2011...
Страница 6: ...Video Scaler v4 0 User Guide www xilinx com UG805 March 1 2011...
Страница 14: ...14 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Preface About This Guide...
Страница 18: ...18 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Chapter 1 Introduction...
Страница 20: ...20 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Chapter 2 Overview...
Страница 70: ...70 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Chapter 9 Performance...
Страница 74: ...74 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Appendix A Use Cases...
Страница 92: ...92 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Appendix B Programmer Guide...