![Xilinx LogiCORE IP Скачать руководство пользователя страница 29](http://html2.mh-extra.com/html/xilinx/logicore-ip/logicore-ip_user-manual_3378198029.webp)
Video Scaler v4.0 User Guide
www.xilinx.com
29
UG805 March 1, 2011
Chapter 5
Scaler Architectures
The scaler supports the following possible arrangements of the internal filters.
•
Option 1: Single-engine for sequential YC processing
•
Option 2: Dual Engine for parallel YC processing
•
Option 3: Triple engine for parallel RGB/4:4:4 processing
When using RGB/4:4:4, only Option 3 can be used. Selecting Option 1 or Option 2
significantly affects throughput trading versus resource usage. These three options are
described in detail in this chapter.
Architecture Descriptions
Single-Engine for Sequential YC Processing
This is the most complex of the three options because Y, Cr, and Cb operations are
multiplexed through the same filter engine kernel.
One entire line of one channel (for example luma) is processed before the single-scaler
engine is dedicated to another channel of the same video line. The input buffering
arrangement allows for the channels to be separated on a line-basis. The internal data path
bit widths are shown in
Figure 5-1
, as implemented for a 4:2:2 or 4:2:0 scaler. DataWidth
may be set to 8, 10, or 12 bits.
The scaler module is flanked by buffers that are large enough to contain one line of data,
double buffered.
At the input, the line buffer size is determined by the parameter
max_samples_in_per_line
. At the output, the line-buffer size is determined by the
parameter
max_samples_out_per_line
. These line buffers enable line-based
arbitration, and avoid pixel-based handshaking issues between the input and the scaler
core. The input line buffer also serves as the “most recent” vertical tap (that is, the lowest
in the image) in the vertical filter.
X-Ref Target - Figure 5-1
Figure 5-1:
Internal Data Path Bitwidths for Single-Engine YC Mode
2*D
a
t
a
Width
2*D
a
t
a
Width
1*D
a
t
a
Width
1*D
a
t
a
Width
1*D
a
t
a
Width
Inp
u
t Line
B
u
ffer
S
c
a
ler
O
u
tp
u
t Line
B
u
ffer (Y)
O
u
tp
u
t Line
B
u
ffer (C
b
/Cr)
UG_16_0
3
1909
Содержание LogiCORE IP
Страница 1: ...LogiCORE IP Video Scaler v4 0 User Guide UG805 March 1 2011...
Страница 6: ...Video Scaler v4 0 User Guide www xilinx com UG805 March 1 2011...
Страница 14: ...14 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Preface About This Guide...
Страница 18: ...18 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Chapter 1 Introduction...
Страница 20: ...20 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Chapter 2 Overview...
Страница 70: ...70 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Chapter 9 Performance...
Страница 74: ...74 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Appendix A Use Cases...
Страница 92: ...92 www xilinx com Video Scaler v4 0 User Guide UG805 March 1 2011 Appendix B Programmer Guide...