Xilinx Kintex UltraScale FPGA KCU1250, Руководство пользователя

Страница: 29 / 80

KCU1250 User Guide www.xilinx.com 29
UG1057 (v1.0) December 19, 2014
Chapter 1: KCU1250 Board Features and Operation
Each MGT quad and its associated reference clocks (CLK0 and CLK1) are brought out to a
connector pad, which interfaces with Samtec BullsEye connectors used with the Samtec
HDR-155805-01-BEYE cable assembly. Contact Samtec, Inc., for information about this or
other cable assemblies [Ref 6] . Figure 1-13 shows the connector pad and the connector
pinout.
The information for each GTH transceiver pin is shown in Table 1-15 .
X-Ref Target - Figure 1-13
Figure 1-13: A - MGT Connector Pad, B - MGT Connector Pinout
Table 1-15: GTH Transceiver Pins
U1 FPGA Pin Net Name Quad Connector Trace Length (mils)
R34 131_RX0_N 131 J37 2498.1
R33 131_RX0_P 131 J37 2497.3
N34 131_RX1_N 131 J37 3042.2
N33 131_RX1_P 131 J37 3038.9
L34 131_RX2_N 131 J37 2931.2
L33 131_RX2_P 131 J37 2932.0
J34 131_RX3_N 131 J37 2522.8
J33 131_RX3_P 131 J37 2523.6
T32 131_TX0_N 131 J37 2748.3
T31 131_TX0_P 131 J37 2747.2
P32 131_TX1_N 131 J37 3002.0
P31 131_TX1_P 131 J37 3001.0
M32 131_TX2_N 131 J37 3060.4
3
1
&/. 3
1
5;
&/.
1
3
3
1
7;
5;
1
3
3
1
7;
7;
1
3
3
1
5;
7;
1
3
5;
1
3
8*BB
$ %
0*7&RQQHFWRU3DG 0*7&RQQHFWRU3LQRXW
Send Feedback