
7 Signal reference
StateMode
I n d i c a t e s that sampling mode is 'State' when high (1). When low (0), sampling
mode is 'Timing'. This bit is useful if a mix of 'State' and 'Timing' sampling is
used within a trace (according to Sequencer program.)
VME64*
T h i s signal is used to identify cycles with VME64 AM-codes, i.e. AM = 00, 01,
03, 06, 07 ,08 ,OC, 38, and 3C.
VSB Signal Groups
Group name S i g n a l s included in group
AD(31:0)
SPACE
SIZE
ASACK*
Cycle
Status
VSB Signals
Symbol
BREQ*
BGIO*
BUSY*
AC
DS*
LOCK*
CACHE*
PAS*
IRQ*
WAIT*
WR*
Multiplexed Address/Data Lines
WR*, SPACE1, SPACED. This group
select between the different address
spaces: SYS,
I/O,
ALT. In addition, the WR* is included in this field to be able
to select Interrupt Acknowledge cycle type (WR* = 1, SPACE1/0 = 00.) as a
mnemonic in this field (LACK).
SIZ1, SIZO. Select transfer size as requested from master, i.e. LONG, 3BYT,
WORD or BYTE.
ASACK1, ASACKO.
Selects port size as responded by slave (D08, D16, D32).
WR*, ARB*.
This group selects cycle type. The signals WR* and ARB* are
grouped into the group called "Cycle", together with the internally generated bit
"BLOCK", which is set when a VSB block cycle.is detected (in second cycle).
ERR*, ACK*.
Selects between bus error or OK cycle status.
VSB name
BREQ*
BGIO*
BUSY*
AC
DS* Indicates Address/Data phase as 'ADDR'/'DTA'.
LOCK*
CACHE*
PAS*
IRQ*
WAIT*
WR*
VMETRO
V
B
T
-
3
2
5
User's Manual
1
0
5
Содержание VBAT-PB
Страница 15: ...x i v 1 1 I 1 1 I I i i I I 1 I I 1 I 1 I I ...
Страница 23: ...1VBT 325 Product overview 8 V B T 3 2 5 User s Manual V M E T R O ...
Страница 125: ...8 Trace examples 110 V B T 3 2 5 User s Manual V M E T R O ...
Страница 144: ...9 VBAT PB VME bus anomaly trigger ITP40 I GND VMETRO V B T 3 2 5 User s Manual 1 2 9 ...
Страница 159: ...1 1Jumper settings 144 V B T 3 2 5 User s Manual V M E T R O ...
Страница 181: ...16 Simulator for PC 166 V B T 3 2 5 User s Manual V M E T R O ...