7
SLOS758G – DECEMBER 2011 – REVISED MARCH 2020
Product Folder Links:
Terminal Configuration and Functions
Copyright © 2011–2020, Texas Instruments Incorporated
Table 4-1. Signal Descriptions (continued)
TERMINAL
TYPE
(1)
DESCRIPTION
NO.
NAME
20
I/O_3
BID
I/O pin for parallel communication
21
I/O_4
BID
I/O pin for parallel communication
Slave select signal in SPI mode
22
I/O_5
BID
I/O pin for parallel communication
Data clock output in direct mode 1
23
I/O_6
BID
I/O pin for parallel communication
MISO for serial communication (SPI)
Serial bit data output in direct mode 1 or subcarrier signal in direct mode 0
24
I/O_7
BID
I/O pin for parallel communication.
MOSI for serial communication (SPI)
25
EN2
INP
Selection of power down mode. If EN2 is connected to VIN, then VDD_X is active during power
down mode 2 (for example, to supply the MCU).
26
DATA_CLK
INP
Data clock input for MCU communication (parallel and serial)
27
SYS_CLK
OUT
If EN = 1 (EN2 = don't care) the system clock for the MCU is configured with register 0x09 (off,
3.39 MHz, 6.78 MHz, or 13.56 MHz).
If EN = 0 and EN2 = 1, the system clock is set to 60 kHz.
28
EN
INP
Chip enable input (if EN = 0, then the chip is in sleep or power-down mode)
29
VSS_D
SUP
Negative supply for internal digital circuits
30
OSC_OUT
OUT
Crystal or oscillator output
31
OSC_IN
INP
Crystal or oscillator input
32
VDD_X
OUT
Internally regulated supply (2.7 V to 3.4 V) for digital circuit and external devices (for example, an
MCU)
PAD
PAD
SUP
Chip substrate ground