Chapter 7: BIOS
7-7
7-6
SUPERSERVER 2028TP-HTR/HC0R/HC1R-SIOM USER'S MANUAL
Hardware Prefetcher (Available when supported by the CPU)
If set to Enable, the hardware prefetcher will prefetch streams of data and instruc-
tions from the main memory to the L2 cache to improve CPU performance. The
options are Disable and
Enable
.
Adjacent Cache Line Prefetch (Available when supported by the CPU)
Select Enable for the CPU to prefetch both cache lines for 128 bytes as comprised.
Select Disable for the CPU to prefetch both cache lines for 64 bytes. The options
are Disable and
Enable
.
Note
: Please reboot the system for changes on this setting to take effect.
Please refer to Intel’s website for detailed information.
DCU (Data Cache Unit) Streamer Prefetcher (Available when supported by
the CPU)
If set to Enable, the DCU Streamer Prefetcher will prefetch data streams from the
cache memory to the DCU (Data Cache Unit) to speed up data accessing and
processing to enhance CPU performance. The options are Disable and
Enable
.
DCU IP Prefetcher
If set to Enable, the IP prefetcher in the DCU (Data Cache Unit) will prefetch IP
addresses to improve network connectivity and system performance. The options
are
Enable
and Disable.
DCU Mode
Use this feature to set the data-prefecting mode for the DCU (Data Cache Unit).
The options are
32KB 8Way Without ECC
and 16KB 4Way With ECC.
Direct Cache Access (DCA)
Select Enable to use Intel DCA (Direct Cache Access) Technology to improve the
efficiency of data transferring and accessing. The options are
Auto
, Enable, and
Disable.
DCA Prefetch Delay
A DCA Prefetcher is used with a TOE (TCP/IP Offload Engine) adapter to prefetch
data in order to shorten execution cycles and maximize data processing efficiency.
Prefetching data too frequently can saturate the cache directory and delay neces-
sary cache access. This feature reduces or increases the frequency the system
prefetches data. The options are Disable, [8], [16], [24],
[32]
, [40], [48], [56], [64],
[72], [80], [88], [96], [104], [112].
CPU Configuration
This submenu displays the following CPU information as detected by the BIOS. It
also allows the user to configure CPU settings.
•
Processor Socket
•
Processor ID
•
Processor Frequency
•
Processor Max Ratio
•
Processor Min Ratio
•
Microcode Revision
•
L1 Cache RAM
•
L2 Cache RAM
•
L3 Cache RAM
•
CPU 1 Version
•
CPU 2 Version
Clock Spread Spectrum
Select Enabled to allow the BIOS to monitor and attempt to reduce the level of
Electromagnetic Interference caused by the components whenever needed. The
options are
Disabled
and Enabled.
Execute Disable Bit (Available if supported by the OS & the CPU)
Select Enable for Execute Disable Bit Technology support, which will allow the
processor to designate areas in the system memory where an application code can
execute and where it cannot, thus preventing a worm or a virus from flooding illegal
codes to overwhelm the processor to damage the system during an attack. This
feature is used in conjunction with the items: "Clear MCA," "VMX," "Enable SMX,"
and "Lock Chipset" for Virtualization media support. The options are
Enable
and
Disable. (Refer to Intel and Microsoft websites for more information.)
PPIN Control
Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in
the system. The options are
Unlock/Enable
and Unlock/Disable.
Содержание SUPERSERVER 2028TP-HC0R-SIOM
Страница 1: ...USER S MANUAL Revision 1 0 SUPERSERVER 2028TP HTR SIOM 2028TP HC0R SIOM 2028TP HC1R SIOM...
Страница 6: ...x Notes SUPERSERVER 2028TP HTR HC0R HC1R SIOM USER S MANUAL...
Страница 11: ...1 8 SUPERSERVER 2028TP HTR HC0R HC1R SIOM USER S MANUAL Notes...
Страница 19: ...SUPERSERVER 2028TP HTR HC0R HC1R SIOM USER S MANUAL 3 4 Notes...
Страница 43: ...5 24 SUPERSERVER 2028TP HTR HC0R HC1R SIOM USER S MANUAL Notes...
Страница 77: ...A 2 SUPERSERVER 2028TP HTR HC0R HC1R SIOM USER S MANUAL Notes...